поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS8342R18E-267 датащи(PDF) 7 Page - GSI Technology

номер детали GS8342R18E-267
подробное описание детали  36Mb SigmaCIO DDR-II Burst of 4 SRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342R18E-267 датащи(HTML) 7 Page - GSI Technology

Back Button GS8342R18E-267 Datasheet HTML 3Page - GSI Technology GS8342R18E-267 Datasheet HTML 4Page - GSI Technology GS8342R18E-267 Datasheet HTML 5Page - GSI Technology GS8342R18E-267 Datasheet HTML 6Page - GSI Technology GS8342R18E-267 Datasheet HTML 7Page - GSI Technology GS8342R18E-267 Datasheet HTML 8Page - GSI Technology GS8342R18E-267 Datasheet HTML 9Page - GSI Technology GS8342R18E-267 Datasheet HTML 10Page - GSI Technology GS8342R18E-267 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 37 page
background image
Preliminary
GS8342R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 8/2005
7/37
© 2003, GSI Technology
Background
Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications.
Therefore, the SigmaCIO DDR-II SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs
are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed
Common I/O SRAM data bandwidth in half.
Burst Operations
Read and write operations are “burst” operations. In every case where a read or write command is accepted by the SRAM, it will
respond by issuing or accepting four beats of data, executing a data transfer on subsequent rising edges of K and K#, as illustrated
in the timing diagrams. It is not possible to stop a burst once it starts. Four beats of data are always transferred. This means that it is
possible to load new addresses every other K clock cycle. Addresses can be loaded less often, if intervening deselect cycles are
inserted.
Deselect Cycles
Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to
the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the four beat read data transfer
and then execute the deselect command, returning the output drivers to high-Z.A high on the LD# pin prevents the RAM from
loading read or write command
inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer operations.
SigmaCIO DDR-II B4 SRAM Read Cycles
The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. Because the device executes a four beat burst
transfer in
response to a read command, if the previous command captured was a read or write command, the Address, LD# and R/W# pins
are ignored. If the previous command captured was a deselect, the control pin status is checked.The SRAM executes pipelined
reads. The read command is clocked into the SRAM by a rising edge of K. After the next rising edge of K, the SRAM produces
data out in response to the next rising edge of C# (or the next rising edge of K#, if C and C# are tied high). The second beat of data
is transferred on the next rising edge of C, then on the next rising edge of C# and finally on the next rising edge of C, for a total of
four transfers per address load.
SigmaCIO DDR-II B4 SRAM Write Cycles
The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. Because the device executes a four beat burst
transfer in response to a write command, if the previous command captured was a read or write command, the Address, LD# and R/
W# pins are ignored at the next rising edge of K. If the previous command captured was a deselect, the control pin status is
checked.The SRAM executes “late write” data transfers. Data in is due at the device inputs on the rising edge of K following the
rising edge of K clock used to clock in the write command and the write address. To complete the remaining three beats of the burst
of four write transfer the SRAM captures data in on the next rising edge of K#, the following rising edge of K and finally on the
next rising edge of K#, for a total of four transfers per address load.


Аналогичный номер детали - GS8342R18E-267

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342D06 GSI-GS8342D06 Datasheet
412Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342D06BD-350I GSI-GS8342D06BD-350I Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D06BD-450 GSI-GS8342D06BD-450 Datasheet
523Kb / 30P
   JEDEC-standard pinout and package
GS8342D06BD-500I GSI-GS8342D06BD-500I Datasheet
523Kb / 30P
   JEDEC-standard pinout and package
GS8342D06BD-550I GSI-GS8342D06BD-550I Datasheet
523Kb / 30P
   2.5 Clock Latency
More results

Аналогичное описание - GS8342R18E-267

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342T08E GSI-GS8342T08E Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8662R08E GSI-GS8662R08E Datasheet
1Mb / 37P
   72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662T08E GSI-GS8662T08E Datasheet
1Mb / 37P
   72Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8342S08E GSI-GS8342S08E Datasheet
1Mb / 39P
   36Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8342D08E GSI-GS8342D08E Datasheet
1Mb / 37P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342D06 GSI-GS8342D06 Datasheet
412Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q08E GSI-GS8342Q08E Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342DT20BD-500 GSI-GS8342DT20BD-500 Datasheet
524Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342D38BGD-350 GSI-GS8342D38BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D11BGD-350 GSI-GS8342D11BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com