поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS8342D08GE-200I датащи(PDF) 7 Page - GSI Technology

номер детали GS8342D08GE-200I
подробное описание детали  36Mb SigmaQuad-II Burst of 4 SRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342D08GE-200I датащи(HTML) 7 Page - GSI Technology

Back Button GS8342D08GE-200I Datasheet HTML 3Page - GSI Technology GS8342D08GE-200I Datasheet HTML 4Page - GSI Technology GS8342D08GE-200I Datasheet HTML 5Page - GSI Technology GS8342D08GE-200I Datasheet HTML 6Page - GSI Technology GS8342D08GE-200I Datasheet HTML 7Page - GSI Technology GS8342D08GE-200I Datasheet HTML 8Page - GSI Technology GS8342D08GE-200I Datasheet HTML 9Page - GSI Technology GS8342D08GE-200I Datasheet HTML 10Page - GSI Technology GS8342D08GE-200I Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 37 page
background image
Preliminary
GS8342D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 8/2005
7/37
© 2003, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
Alternating Read-Write Operations
SigmaQuad-II SRAMs follow a few simple rules of operation.
- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- R and W high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.
In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for
details.
SigmaQuad-II B4 SRAM DDR Read
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A low on
the Read Enable-bar pin, R, begins a read cycle. R is always ignored if the previous command loaded was a read command. Data
can be clocked out after the next rising edge of K with a rising edge of C (or by K if C and C are tied high), after the following
rising edge of K with a rising edge of C (or by K if C and C are tied high), after the next rising edge of K with a rising edge of C,
and after the following rising edge of K with a rising edge of C. Clocking in a high on the Read Enable-bar pin, R, begins a read
port deselect cycle.
SigmaQuad-II B4 Double Data Rate SRAM Read First
Read A
NOP
Read B
Write C
Read D
Write E
NOP
A
B
C
D
E
C
C+1
C+2
C+3
E
E+1
C
C+1
C+2
C+3
E
E+1
A
A+1
A+2
A+3
B
B+1
B+2
B+3
D
D+1
D+2
K
K
Address
R
W
BWx
D
C
C
Q
CQ
CQ


Аналогичный номер детали - GS8342D08GE-200I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342D08BD-400 GSI-GS8342D08BD-400 Datasheet
580Kb / 34P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D08BGD-250 GSI-GS8342D08BGD-250 Datasheet
580Kb / 34P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results

Аналогичное описание - GS8342D08GE-200I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342D06 GSI-GS8342D06 Datasheet
412Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q08E GSI-GS8342Q08E Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342DT20BD-500 GSI-GS8342DT20BD-500 Datasheet
524Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342D38BGD-350 GSI-GS8342D38BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D11BGD-350 GSI-GS8342D11BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT11BD-550 GSI-GS8342DT11BD-550 Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT38BD-400I GSI-GS8342DT38BD-400I Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D10BGD-450 GSI-GS8342D10BGD-450 Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D11BGD-550 GSI-GS8342D11BGD-550 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D19BD-300I GSI-GS8342D19BD-300I Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com