поискавой системы для электроныых деталей |
|
GS8322Z72GC-200V датащи(PDF) 1 Page - GSI Technology |
|
GS8322Z72GC-200V датащи(HTML) 1 Page - GSI Technology |
1 / 39 page GS8322Z18/36/72(B/E/C)-xxxV 36Mb Pipelined and Flow Through Synchronous NBT SRAM 250 MHz–133 MHz 1.8 V or 2.5 V VDD 1.8 V or 2.5 V I/O 119, 165 & 209 BGA Commercial Temp Industrial Temp Rev: 1.05 6/2006 1/39 © 2002, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Features • NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs • 1.8 V or 2.5 V core power supply • 1.8 V or 2.5 V I/O supply • User-configurable Pipeline and Flow Through mode • ZQ mode pin for user-selectable high/low output drive • IEEE 1149.1 JTAG-compatible Boundary Scan • LBO pin for Linear or Interleave Burst mode • Pin-compatible with 2Mb, 4Mb, 8Mb, and 16Mb devices • Byte write operation (9-bit Bytes) • 3 chip enable signals for easy depth expansion • ZZ Pin for automatic power-down • JEDEC-standard 119-, 165- or 209-Bump BGA package • RoHS-compliant packages available Functional Description The GS8322Z18/36/72-xxxV is a 36Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/ single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles. Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off- chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing. The GS8322Z18/36/72-xxxV may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge- triggered registers that capture input signals, the device incorporates a rising edge triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock. The GS8322Z18/36/72-xxxV is implemented with GSI's high performance CMOS technology and is available in a JEDEC- standard 119-bump, 165-bump or 209-bump BGA package. Parameter Synopsis -250 -225 -200 -166 -150 -133 Unit Pipeline 3-1-1-1 tKQ tCycle 3.0 4.0 3.0 4.4 3.0 5.0 3.5 6.0 3.8 6.7 4.0 7.5 ns ns Curr (x18) Curr (x36) Curr (x72) 275 330 415 255 300 385 240 280 340 215 245 305 205 230 285 180 205 255 mA mA mA Flow Through 2-1-1-1 tKQ tCycle 6.5 6.5 7.0 7.0 7.5 7.5 8.0 8.0 8.5 8.5 8.5 8.5 ns ns Curr (x18) Curr (x36) Curr (x72) 200 225 300 190 215 280 180 205 255 170 195 245 160 185 230 150 170 225 mA mA mA |
Аналогичный номер детали - GS8322Z72GC-200V |
|
Аналогичное описание - GS8322Z72GC-200V |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |