поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WV3HG64M72EER665D6ISG датащи(PDF) 6 Page - White Electronic Designs Corporation

номер детали WV3HG64M72EER665D6ISG
подробное описание детали  512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WEDC [White Electronic Designs Corporation]
домашняя страница  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG64M72EER665D6ISG датащи(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG64M72EER665D6ISG Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 9Page - White Electronic Designs Corporation WV3HG64M72EER665D6ISG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WV3HG64M72EER-D6
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
August 2006
Rev. 1
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only
Symbol Proposed Conditions
806
665
534
403
Units
ICC0*
Operating one bank active-precharge current;
tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRASmin(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
1,120
1,120
mA
ICC1*
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRASmin(ICC), tRCD
= tRCD(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as ICC4W
TBD
TBD
1,255
1,255
mA
ICC2P*
Precharge power-down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data
bus inputs are FLOATING
TBD
TBD
472
472
mA
ICC2Q**
Precharge quiet standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
TBD
TBD
670
670
mA
ICC2N**
Precharge standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
715
715
mA
ICC3P**
Active power-down current;
All banks open; tCK = tCK(ICC); CKE is LOW; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0
TBD
TBD
670
670
mA
Slow PDN Exit MRS(12) = 1
TBD
TBD
508
508
mA
ICC3N**
Active standby current;
All banks open; tCK = tCK(ICC), tRAS = tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
TBD
850
850
mA
ICC4W*
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS =
tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
1,480
1,390
mA
ICC4R*
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS
= tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data pattern is same as ICC4W
TBD
TBD
1,525
1,390
mA
ICC5B**
Burst auto refresh current;
tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
TBD
1,160
1,660
mA
ICC6**
Self refresh current;
CK and CK\ at 0V; CKE 0.2V; Other control and address bus
inputs
are FLOATING; Data bus inputs are FLOATING
Normal
TBD
TBD
72
72
mA
ICC7*
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = tRCD(ICC)-1*tCK(ICC); tCK =
tCK(ICC), tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.
TBD
TBD
2,380
2,380
mA
Note: ICC specification is based on
SAMSUNG components. Other DRAM Manufacturers specification may be different.
*: Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CKE LOW) mode.
**: Value calculated reflects all module ranks in this operating condition.


Аналогичный номер детали - WV3HG64M72EER665D6ISG

производительномер деталидатащиподробное описание детали
logo
White Electronic Design...
WV3HG64M72EER665D7MG WEDC-WV3HG64M72EER665D7MG Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
WV3HG64M72EER665D7SG WEDC-WV3HG64M72EER665D7SG Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
More results

Аналогичное описание - WV3HG64M72EER665D6ISG

производительномер деталидатащиподробное описание детали
logo
White Electronic Design...
WV3HG64M72EER-PD4 WEDC-WV3HG64M72EER-PD4 Datasheet
195Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG64M72EER-D7 WEDC-WV3HG64M72EER-D7 Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
WV3HG64M72AER-AD6 WEDC-WV3HG64M72AER-AD6 Datasheet
161Kb / 10P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
W3HG64M72EER-AD7 WEDC-W3HG64M72EER-AD7 Datasheet
195Kb / 14P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
WV3HG64M72EEU-PD4 WEDC-WV3HG64M72EEU-PD4 Datasheet
150Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM, UNBUFFERED SO-DIMM, w/PLL
W3EG7266S-D3 WEDC-W3EG7266S-D3 Datasheet
172Kb / 12P
   512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 WEDC-W3EG7263S-D3 Datasheet
219Kb / 13P
   512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
logo
Elpida Memory
EBE51AD8AGFA ELPIDA-EBE51AD8AGFA Datasheet
212Kb / 23P
   512MB Registered DDR2 SDRAM DIMM
EBE51RC4AAFA ELPIDA-EBE51RC4AAFA Datasheet
203Kb / 22P
   512MB Registered DDR2 SDRAM DIMM
EBE51RD8AJFA ELPIDA-EBE51RD8AJFA Datasheet
259Kb / 30P
   512MB Registered DDR2 SDRAM DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com