MC14012BFELG datasheet(1/9 Pages) ONSEMI

номер детали	MC14012BFELG

подробное описание детали	B?뭆uffix Series CMOS Gates

Download	9 Pages

Scroll/Zoom	100%

производитель	ONSEMI [ON Semiconductor]

домашняя страница	http://www.onsemi.com

Logo

1 / 9 page

October, 2006 − Rev. 7

1

Publication Order Number:

MC14012B/D

MC14012B

B−Suffix Series CMOS Gates

The B Series logic gates are constructed with P−Channel and

N−Channel enhancement mode devices in a single monolithic

structure (Complementary MOS). Their primary use is where low

power dissipation and/or high noise immunity is desired.

Features

• Supply Voltage Range = 3.0 Vdc to 18 Vdc

• All Outputs Buffered

• Capable of Driving Two Low−Power TTL Loads or One Low−Power

Schottky TTL Load Over the Rated Temperature Range

• Double Diode Protection on All Inputs

• Pin−for−Pin Replacements for Corresponding CD4000 Series B

Suffix Devices

• Pb−Free Packages are Available

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol

Parameter

Value

Unit

VDD

DC Supply Voltage Range

−0.5 to +18.0

V

Vin, Vout

Input or Output Voltage Range

(DC or Transient)

−0.5 to VDD + 0.5

V

Iin, Iout

Input or Output Current

(DC or Transient) per Pin

± 10

mA

PD

Power Dissipation, per Package

(Note 1)

500

mW

TA

Ambient Temperature Range

−55 to +125

°C

Tstg

Storage Temperature Range

−65 to +150

°C

TL

Lead Temperature

(8−Second Soldering)

260

°C

Stresses exceeding Maximum Ratings may damage the device. Maximum

Ratings are stress ratings only. Functional operation above the Recommended

Operating Conditions is not implied. Extended exposure to stresses above the

Recommended Operating Conditions may affect device reliability.

1. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

high−impedance circuit. For proper operation, Vin and Vout should be constrained

to the range VSS v (Vin or Vout) v VDD.

Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either VSS or VDD). Unused outputs must be left open.

MARKING

DIAGRAMS

1

14

PDIP−14

P SUFFIX

CASE 646

MC14012BCP

AWLYYWWG

SOIC−14

D SUFFIX

CASE 751A

1

14

14012BG

AWLYWW

A

= Assembly Location

WL, L

= Wafer Lot

YY, Y

= Year

WW, W = Work Week

G= Pb−Free Package

SOEIAJ−14

F SUFFIX

CASE 965

1

14

MC14012B

ALYWG

See detailed ordering and shipping information in the package

dimensions section on page 2 of this data sheet.

ORDERING INFORMATION

http://onsemi.com

Аналогичный номер детали - MC14012BFELG

производитель	номер детали	датащи	подробное описание детали
ON Semiconductor	MC14012BFEL	177Kb / 8P	B-Suffix Series CMOS Gates April, 2000 ??Rev. 3

More results

Аналогичное описание - MC14012BFELG

производитель	номер детали	датащи	подробное описание детали
ON Semiconductor	MC14001B	195Kb / 14P	B?뭆uffix Series CMOS Gates October, 2006 ??Rev. 6
ON Semiconductor	MC14001UB	147Kb / 7P	UB?뭆uffix Series CMOS Gates October, 2006 ??Rev. 6
Motorola, Inc	MC14001	327Kb / 11P	B-Suffix Series CMOS Gates
ON Semiconductor	MC14012B	177Kb / 8P	B-Suffix Series CMOS Gates April, 2000 ??Rev. 3
	MC14001B	134Kb / 12P	B-SUFFIX SERIES CMOS GATES February, 2005 ??Rev. 4
	MC14011BDG	164Kb / 12P	B-Suffix Series CMOS Gates April, 2013 ??Rev. 10
	MC14001BDG	171Kb / 14P	B-Suffix Series CMOS Gates October, 2006 ??Rev. 6
	MC14001B	261Kb / 12P	B-Suffix Series CMOS Gates February, 2005 ??Rev. 4
	MC14001B	135Kb / 11P	B-Suffix Series CMOS Gates July, 2014 ??Rev. 11
	MC14001UB	194Kb / 7P	UB-Suffix Series CMOS Gates September, 2009 ??Rev. 7

More results

MC14012BFELG датащи(PDF) 1 Page - ON Semiconductor

MC14012BFELG датащи(HTML) 1 Page - ON Semiconductor

Аналогичный номер детали - MC14012BFELG

Аналогичное описание - MC14012BFELG

Html Pages

1 2 3 4 5 6 7 8 9

датащи скачать

ссылки URL