© Semiconductor Components Industries, LLC, 2006

July, 2006 − Rev. 8

1

Publication Order Number:

NBSG53A/D

NBSG53A

2.5V/3.3VSiGe Selectable

Differential Clock and Data

D Flip−Flop/Clock Divider

with Reset and OLS*

The NBSG53A is a multi−function differential D flip−flop (DFF) or

fixed divide by two (DIV/2) clock generator. This is a part of the

GigaComm

™ family of high performance Silicon Germanium

products. A strappable control pin is provided to select between the

two functions. The device is housed in a low profile 4x4 mm 16−pin

Flip−Chip BGA (FCBGA) or a 3x3 mm 16 pin QFN package.

The NBSG53A is a device with data, clock, OLS*, reset, and select

inputs. Differential inputs incorporate internal 50

W termination

resistors and accept NECL (Negative ECL), PECL (Positive ECL),

LVCMOS/LVTTL, CML, or LVDS. The OLS* input is used to

program the peak−to−peak output amplitude between 0 and 800 mV

in five discrete steps. The RESET and SELECT inputs are

single−ended and can be driven with either LVECL or

LVCMOS/LVTTL input levels.

Data is transferred to the outputs on the positive edge of the clock.

The differential clock inputs of the NBSG53A allow the device to also

be used as a negative edge triggered device.

Features

(See Figures 4, 6, 8, 10, and 11)

(See Figures 5, 7, 9, 10, and 11)

Peak−to−Peak Output)

*Output Level Select

FCBGA−16

BA SUFFIX

CASE 489

MARKING

DIAGRAM**

SG

53A

LYW

http://onsemi.com

See detailed ordering and shipping information in the package

dimensions section on page 16 of this data sheet.

ORDERING INFORMATION

A

= Assembly Location

L

= Wafer Lot

Y

= Year

W

= Work Week

G

= Pb−Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to

Application Note AND8002/D.

QFN−16

MN SUFFIX

CASE 485G

16

SG

53A

ALYW

G

G

1

1