www.fairchildsemi.com

10

FIGURE 1. Differential LVDS Output DC Test Circuit

FIGURE 2. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit

TABLE 2. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages

Resulting Differential Input Voltage Resulting Common Mode Input Voltage

(V)

(mV)

(V)

1.25

1.15

100

1.2

1.15

1.25

100

1.2

2.4

2.3

100

2.35

2.3

2.4

100

2.35

0.1

0

100

0.05

00.1

100

0.05

1.5

0.9

600

1.2

0.9

1.5

600

1.2

2.4

1.8

600

2.1

1.8

2.4

600

2.1

0.6

0

600

0.3

00.6

600

0.3