поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SL811HS датащи(PDF) 8 Page - Cypress Semiconductor

номер детали SL811HS
подробное описание детали  Embedded USB Host/Slave Controller
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

SL811HS датащи(HTML) 8 Page - Cypress Semiconductor

Back Button SL811HS_07 Datasheet HTML 4Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 5Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 6Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 7Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 8Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 9Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 10Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 11Page - Cypress Semiconductor SL811HS_07 Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
SL811HS
Document 38-08008 Rev. *D
Page 8 of 32
Control Register 1 [Address = 05h]. The Control Register 1 enables/disables USB transfer operation with control bits defined
as follows.
At powe -up this register is cleared to all zeros.
Low-power Modes [Bit 6 Control Register, Address 05h]
When bit 6 (Suspend) is set to ’1’, the power of the transmit
transceiver is turned off, the internal RAM is in suspend mode,
and the internal clocks are disabled.
Note Any activity on the USB bus (i.e., K-State, etc.) resumes
normal operation. To resume normal operation from the CPU
side, a Data Write cycle (i.e., A0 set HIGH for a Data Write
cycle) is done. This is a special case and not a normal direct
write where the address is first written and then the data. To
resume normal operation from the CPU side, you must do a
Data Write cycle only.
Low Speed/Full Speed Modes [Bit 5 Control Register 1,
Address 05h]
The SL811HS is designed to communicate with either full- or
low speed devices. At power up bit 5 is LOW, i.e., for full
speed. There are two cases when communicating with a low
speed device. When a low speed device is connected directly
to the SL811HS, bit 5 of Register 05h is set to ’1’ and bit 6 of
register 0Fh, Polarity Swap, is set to ’1’ in order to change the
polarity of D+ and D–. When a low speed device is connected
via a HUB to SL811HS, bit 5 of Register 05h is set to ’0’ and
bit 6 of register 0Fh is set to ’0’ in order to keep the polarity of
D+ and D– for full speed. In addition, make sure that bit 7 of
USB-A/USB-B Host Control registers [00h, 08h] is set to ’1’ for
preamble generation.
J-K Programming States [Bits 4 and 3 of Control Register
1, Address 05h]
The J-K force state control and USB Engine Reset bits are
used to generate a USB reset condition. Forcing K-state is
used for Peripheral device remote wake up, resume, and other
modes. These two bits are set to zero on power up.
USB Reset Sequence
After a device is detected, write 08h to the Control register
(05h) to initiate the USB reset, then wait for the USB reset time
(root hub should be 50 ms) and additionally some types of
devices such as a Forced J-state. Lastly, set the Control
register (05h) back to 0h. After the reset is complete, the
auto-SOF generation is enabled.
SOF Packet Generation
The SL811HS automatically computes the frame number and
CRC5 by hardware. No CRC or SOF generation is required by
external firmware for the SL811HS, although it can be done by
sending an SOF PID in the Host PID, Device Endpoint register.
To enable SOF generation, assuming host mode is configured:
1. Set up the SOF interval in registers 0x0F and 0x0E.
2. Enable the SOF hardware generation in this register by
setting bit 0 = ‘1’.
3. Set the Arm bit in the USB-A Host Control register.
Table 11. Control Register 1 [Address 05h]
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
Suspend
USB Speed
J-K state force
USB Engine
Reset
Reserved
Reserved
SOF ena/dis
Bit Position
Bit Name
Function
7
Reserved
‘0’
6
Suspend
’1’ = enable, ’0’ = disable.
5
USB Speed
’0’ setup for full speed, ’1’ setup low speed.
4
J-K state force
See Table 12.
3
USB Engine Reset
USB Engine reset = ’1’. Normal set ’0’.
When a device is detected, the first thing that to do is to send it a USB Reset to force it into
its default address of zero. The USB 2.0 specification states that for a root hub a device
must be reset for a minimum of 50 mS.
2
Reserved
Some existing firmware examples set bit 2, but it is not necessary.
1
Reserved
‘0’
0
SOF ena/dis
’1’ = enable auto Hardware SOF generation; ’0’ = disable.
In the SL811HS, bit 0 is used to enable hardware SOF autogeneration. The generation of
SOFs continues when set to ‘0’, but SOF tokens are not output to USB.
Table 12. Control Register 1 Address 05h – Bits 3 and 4
Bit 4
Bit 3
Function
0
0
Normal operating mode
0
1
Force USB Reset, D+ and D– are set LOW (SE0)
1
0
Force J-State, D+ set HIGH, D– set LOW
[2]
1
1
Force K-State, D– set HIGH, D+ set LOW
[3]
Notes
2. Force K-State for low speed.
3. Force J-State for low speed.
[+] Feedback
[+] Feedback


Аналогичный номер детали - SL811HS_07

производительномер деталидатащиподробное описание детали
logo
Cypress Semiconductor
SL811HST CYPRESS-SL811HST Datasheet
499Kb / 29P
   Embedded USB Host/Slave Controller
SL811HST-AXC CYPRESS-SL811HST-AXC Datasheet
641Kb / 32P
   Embedded USB Host/Slave Controller
SL811HS CYPRESS-SL811HS_11 Datasheet
641Kb / 32P
   Embedded USB Host/Slave Controller
More results

Аналогичное описание - SL811HS_07

производительномер деталидатащиподробное описание детали
logo
Cypress Semiconductor
SL811HS CYPRESS-SL811HS Datasheet
499Kb / 29P
   Embedded USB Host/Slave Controller
SL811HS CYPRESS-SL811HS_11 Datasheet
641Kb / 32P
   Embedded USB Host/Slave Controller
logo
Future Technology Devic...
VNC1L FTDI-VNC1L Datasheet
700Kb / 31P
   Embedded USB Host Controller IC
logo
Cypress Semiconductor
CY7C67300 CYPRESS-CY7C67300 Datasheet
668Kb / 119P
   EZ-Host Programmable Embedded USB Host/Peripheral Controller
CY7C67300 CYPRESS-CY7C67300_11 Datasheet
1Mb / 102P
   EZ-Host Programmable Embedded USB Host and Peripheral Controller
logo
Future Technology Devic...
VNC1L-1A FTDI-VNC1L-1A Datasheet
767Kb / 32P
   Vinculum VNC1L Embedded USB Host Controller IC
VNC2-64L1B-REEL FTDI-VNC2-64L1B-REEL Datasheet
2Mb / 88P
   Vinculum-II Embedded Dual USB Host Controller IC
VNC2-48Q1B-TRAY FTDI-VNC2-48Q1B-TRAY Datasheet
2Mb / 88P
   Vinculum-II Embedded Dual USB Host Controller IC
VNC2-64L1B FTDI-VNC2-64L1B Datasheet
1Mb / 90P
   VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC
VNC2-32L1B-TRAY FTDI-VNC2-32L1B-TRAY Datasheet
2Mb / 88P
   Vinculum-II Embedded Dual USB Host Controller IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com