поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FM25256B-G датащи(PDF) 7 Page - Ramtron International Corporation

номер детали FM25256B-G
подробное описание детали  256Kb FRAM Serial 5V Memory
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RAMTRON [Ramtron International Corporation]
домашняя страница  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM25256B-G датащи(HTML) 7 Page - Ramtron International Corporation

Back Button FM25256B-G Datasheet HTML 3Page - Ramtron International Corporation FM25256B-G Datasheet HTML 4Page - Ramtron International Corporation FM25256B-G Datasheet HTML 5Page - Ramtron International Corporation FM25256B-G Datasheet HTML 6Page - Ramtron International Corporation FM25256B-G Datasheet HTML 7Page - Ramtron International Corporation FM25256B-G Datasheet HTML 8Page - Ramtron International Corporation FM25256B-G Datasheet HTML 9Page - Ramtron International Corporation FM25256B-G Datasheet HTML 10Page - Ramtron International Corporation FM25256B-G Datasheet HTML 11Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
FM25256B
Rev. 3.0
July 2007
Page 7 of 13
by terminating a write cycle (/CS high) or by using
the WRDI command.
BP1 and BP0 are memory block write protection bits.
They specify portions of memory that are write
protected as shown in the following table.
Table 3. Block Memory Write Protection
BP1
BP0
Protected Address Range
0
0
None
0
1
6000h to 7FFFh (upper ¼)
1
0
4000h to 7FFFh (upper ½)
1
1
0000h to 7FFFh (all)
The BP1 and BP0 bits and the Write Enable Latch
are the only mechanisms that protect the memory
from writes. The remaining write protection features
protect inadvertent changes to the block protect bits.
The WPEN bit controls the effect of the hardware
/WP pin. When WPEN is low, the /WP pin is
ignored. When WPEN is high, the /WP pin controls
write access to the status register. Thus the Status
Register is write protected if WPEN=1 and /WP=0.
This scheme provides a write protection mechanism,
which can prevent software from writing the
memory under any circumstances. This occurs if the
BP1 and BP0 are set to 1, the WPEN bit is set to 1,
and /WP is set to 0. This occurs because the block
protect bits prevent writing memory and the /WP
signal in hardware prevents altering the block
protect bits (if WPEN is high). Therefore in this
condition, hardware must be involved in allowing a
write operation. The following table summarizes the
write protection conditions.
Table 4. Write Protection
WEL
WPEN
/WP
Protected Blocks
Unprotected Blocks
Status Register
0
X
X
Protected
Protected
Protected
1
0
X
Protected
Unprotected
Unprotected
1
1
0
Protected
Unprotected
Protected
1
1
1
Protected
Unprotected
Unprotected
Memory Operation
The SPI interface, which is capable of a relatively
high clock frequency, highlights the fast write
capability of the FRAM technology. Unlike SPI-bus
EEPROMs, the FM25256B can perform sequential
writes at bus speed. No page register is needed and
any number of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value. The upper bit of the address is a “don’t care”.
In total, 15-bits specify the address of the first data
byte of the write operation. Subsequent bytes are data
and they are written sequentially. Addresses are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 7FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first. A write operation is shown in
Figure 9.
Unlike EEPROMs, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8
th
clock). The rising edge of /CS terminates a
WRITE op-code operation. Asserting /WP active in
the middle of a write operation will have no effect
until the next falling edge of /CS.
Read Operation
After the falling edge of /CS, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value. The upper bit of the address is a
don’t care. In total, 15-bits specify the address of the
first byte of the read operation. After the op-code and
address are complete, the SI line is ignored. The bus
master issues 8 clocks, with one bit read out for each.
Addresses are incremented internally as long as the
bus master continues to issue clocks. If the last
address of 7FFFh is reached, the counter will roll
over to 0000h. Data is read MSB first. The rising
edge of /CS terminates a READ op-code operation.
A read operation is shown in Figure 10.
Hold
The /HOLD pin can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while SCK is low, the current
operation will pause. Taking the /HOLD pin high
while SCK is low will resume an operation. The
transitions of /HOLD must occur while SCK is low,
but the SCK and /CS pins can toggle during a hold
state.


Аналогичный номер детали - FM25256B-G

производительномер деталидатащиподробное описание детали
logo
List of Unclassifed Man...
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
FM25256-G ETC-FM25256-G Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
FM25256-S ETC-FM25256-S Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
More results

Аналогичное описание - FM25256B-G

производительномер деталидатащиподробное описание детали
logo
List of Unclassifed Man...
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
logo
Ramtron International C...
FM24C256 RAMTRON-FM24C256_05 Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Ramtron International C...
FM25L256B RAMTRON-FM25L256B Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory
logo
List of Unclassifed Man...
FM25L256 ETC-FM25L256 Datasheet
152Kb / 14P
   256Kb FRAM Serial 3V Memory
FM25W256 ETC1-FM25W256 Datasheet
142Kb / 13P
   256Kb FRAM Wide Voltage Serial Memory
logo
Ramtron International C...
FM25L256 RAMTRON-FM25L256 Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory - Extended Temp
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
logo
List of Unclassifed Man...
FM1808 ETC-FM1808 Datasheet
89Kb / 12P
   256Kb Bytewide FRAM Memory
FM18L08 ETC-FM18L08 Datasheet
80Kb / 11P
   256Kb 2.7-3.6V Bytewide FRAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com