поискавой системы для электроныых деталей |
|
TC7106ACPL датащи(PDF) 7 Page - TelCom Semiconductor, Inc |
|
TC7106ACPL датащи(HTML) 7 Page - TelCom Semiconductor, Inc |
7 / 19 page 3-189 TELCOM SEMICONDUCTOR, INC. 7 6 5 4 3 1 2 8 The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle. An inherent benefit is noise immunity. Noise spikes are integrated or averaged to zero during the integration periods. Integrating ADCs are immune to the large conversion errors that plague succes- sive approximation converters in high-noise environments. Interfering signals with frequency components at multiples of the averaging period will be attenuated. Integrating ADCs commonly operate with the signal integration period set to a multiple of the 50/60 Hz power line period. (Figure 2B) Figure 2B. Normal-Mode Rejection of Dual Slope Converter ANALOG SECTION In addition to the basic signal integrate and deintegrate cycles discussed, the circuit incorporates an auto-zero cycle. This cycle removes buffer amplifier, integrator, and comparator offset voltage error terms from the conversion. A true digital zero reading results without adjusting external potentiometers. A complete conversion consists of three cycles: an auto-zero, signal-integrate and reference-inte- grate cycle. Auto-Zero Cycle During the auto-zero cycle the differential input signal is disconnected from the circuit by opening internal analog gates. The internal nodes are shorted to analog common (ground) to establish a zero-input condition. Additional ana- log gates close a feedback loop around the integrator and comparator. This loop permits comparator offset voltage error compensation. The voltage level established on CAZ compensates for device offset voltages. The offset error referred to the input is less than 10 µV. The auto-zero cycle length is 1000 to 3000 counts. 30 20 10 0 0.1/T 1/T 10/T INPUT FREQUENCY T = MEASUREMENT PERIOD Signal Integrate Cycle When the auto-zero loop is opened, the internal differ- ential inputs connect to V+ IN and V – IN. The differential input signal is integrated for a fixed time period. The signal integration period is 1000 counts. The externally set clock frequency is divided by four before clocking the internal counters. The integration time period is: TSI = x 1000 where: fOSC = External Clock Frequency The differential input voltage must be within the device common-mode range (1V of either supply) when the con- verter and measured system share the same power supply common (ground). If the converter and measured system do not share the same power supply common, V– IN should be tied to analog common. Polarity is determined at the end of the signal integrate phase. The sign bit is a true polarity indication in that signals less than 1 LSB are correctly determined. This allows precision null detection, limited only by device noise and auto-zero residual offsets. Reference Integrate Cycle The final phase is reference integrate or de-integrate. V– IN is internally connected to analog common and V + IN is connected across the previously charged reference capaci- tor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal and is between 0 and 2000 counts. The digital reading displayed is: DIGITAL SECTION (TC7106A) The TC7106A (Figure 3) contains all the segment driv- ers necessary to directly drive a 3 -1/2 digit liquid crystal display (LCD). An LCD backplane driver is included. The backplane frequency is the external clock frequency divided by 800. For three conversions/second the backplane fre- quency is 60Hz with a 5V nominal amplitude. When a segment driver is in phase with the backplane signal the segment is “OFF.” An out of phase segment drive signal causes the segment to be “ON” or visible. This AC drive configuration results in negligible DC voltage across each LCD segment. This insures long LCD display life. The polarity segment driver is “ON” for negative analog inputs. If V+ IN and V – IN are reversed, this indicator will reverse. 4 fOSC 1000 x VIN VREF TC7106 TC7106A TC7107 TC7107A 3-1/2 DIGIT A/D CONVERTERS |
Аналогичный номер детали - TC7106ACPL |
|
Аналогичное описание - TC7106ACPL |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |