поискавой системы для электроныых деталей |
|
SN74ALVCH373PWR датащи(PDF) 1 Page - Texas Instruments |
|
|
SN74ALVCH373PWR датащи(HTML) 1 Page - Texas Instruments |
1 / 12 page SN74ALVCH373 OCTAL TRANSPARENT DTYPE LATCH WITH 3STATE OUTPUTS SCES116G − JULY 1997 − REVISED AUGUST 2003 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D Operates From 1.65 V to 3.6 V D Max tpd of 3.3 ns at 3.3 V D ±24-mA Output Drive at 3.3 V D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) description/ordering information This octal transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVCH373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. ORDERING INFORMATION TA PACKAGE† ORDERABLE PART NUMBER TOP-SIDE MARKING SOIC − DW Tube SN74ALVCH373DW ALVCH373 SOIC − DW Tape and reel SN74ALVCH373DWR ALVCH373 −40 °C to 85°C TSSOP − PW Tape and reel SN74ALVCH373PWR VB373 −40 °C to 85°C TVSOP − DGV Tape and reel SN74ALVCH373DGVR VB373 VFBGA − GQN Tape and reel SN74ALVCH373GQNR VB373 VFBGA − ZQN (Pb-free) Tape and reel SN74ALVCH373ZQNR VB373 † Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Copyright 2003, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DGV, DW, OR PW PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 OE 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q LE |
Аналогичный номер детали - SN74ALVCH373PWR |
|
Аналогичное описание - SN74ALVCH373PWR |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |