поискавой системы для электроныых деталей |
|
CDCM61004RHBR датащи(PDF) 2 Page - Texas Instruments |
|
|
CDCM61004RHBR датащи(HTML) 2 Page - Texas Instruments |
2 / 35 page f = IN OutputDivider FeedbackDivider ( ( f OUT PFD ChargePump LoopFilter Feedback Divider CE OS[1...0] OD[2...0] PR[1...0] 2 2 3 RSTN Crystal/ LVCMOS VCO 3.3V CDCM61004 LVCMOS LVPECL/ LVCMOS/ LVDS Output Driver LVPECL/ LVCMOS/ LVDS Output Driver LVPECL/ LVCMOS/ LVDS Output Driver LVPECL/ LVCMOS/ LVDS Output Driver CDCM61004 SCAS871E – FEBRUARY 2009 – REVISED JULY 2010 www.ti.com DESCRIPTION, CONTINUED The CDCM61004 is a high-performance, low phase noise, fully-integrated voltage-controlled oscillator (VCO) clock synthesizer with four universal output buffers that can be configured to be LVPECL, LVDS, or LVCMOS compatible. Each universal output can also be converted to two LVCMOS outputs. Additionally, an LVCMOS bypass output clock is available in an output configuration which can help with crystal loading in order to achieve an exact desired input frequency. It has one fully-integrated, low-noise, LC-based VCO that operates in the 1.75 GHz to 2.05 GHz range. The phase-locked loop (PLL) synchronizes the VCO with respect to the input, which can either be a low-frequency crystal. The output share an output divider sourced from the VCO core. All device settings are managed through a control pin structure, which has two pins that control the prescaler and feedback divider, three pins that control the output divider, two pins that control the output type, and one pin that controls the output enable. Any time the PLL settings (including the input frequency, prescaler divider, or feedback divider) are altered, a reset must be issued through the Reset control pin (active low for device reset). The reset initiates a PLL recalibration process to ensure PLL lock. When the device is in reset, the outputs and dividers are turned off. The output frequency (fOUT) is proportional to the frequency of the input clock (fIN). The feedback divider, output divider, and VCO frequency set fOUT with respect to fIN. For a configuration setting for common wireline and datacom applications, refer to Table 2. For other applications, use Equation 1 to calculate the exact crystal oscillator frequency required for the desired output. (1) The output divider can be chosen from 1, 2, 3, 4, 6, or 8 through the use of control pins. Feedback divider and prescaler divider combinations can be chosen from 25 and 3, 24 and 3, 20 and 4, or 15 and 5, respectively, also through the use of control pins. Figure 1 shows a high-level block diagram of the CDCM61004. The device operates in a 3.3-V supply environment and is characterized for operation from –40°C to +85°C. Figure 1. CDCM61004 Block Diagram 2 Submit Documentation Feedback Copyright © 2009–2010, Texas Instruments Incorporated Product Folder Link(s): CDCM61004 |
Аналогичный номер детали - CDCM61004RHBR |
|
Аналогичное описание - CDCM61004RHBR |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |