поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

4TPB330ML датащи(PDF) 9 Page - Fairchild Semiconductor

номер детали 4TPB330ML
подробное описание детали  Dual DDR / Dual-Output PWM Controller
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FAIRCHILD [Fairchild Semiconductor]
домашняя страница  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

4TPB330ML датащи(HTML) 9 Page - Fairchild Semiconductor

Back Button 4TPB330ML Datasheet HTML 5Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 6Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 7Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 8Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 9Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 10Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 11Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 12Page - Fairchild Semiconductor 4TPB330ML Datasheet HTML 13Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 17 page
background image
© 2005 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN5026 • Rev. 1.0.8
9
Circuit Description
Overview
The FAN5026 is a multi-mode, dual-channel PWM
controller intended for graphic chipset, SDRAM, DDR
DRAM, or other low-voltage power applications in
modern notebook, desktop, and sub-notebook PCs.
The IC integrates control circuitry for two synchronous
buck converters. The output voltage of each controller
can be set in the range of 0.9V to 5.5V by an external
resistor divider.
The two synchronous buck converters can operate from
an unregulated DC source (such as a notebook
battery), with voltage ranging from 5.0V to 16V, or from
a regulated system rail of 3.3V to 5.0V. In either mode,
the IC is biased from a +5V source. The PWM
modulators use an average current-mode control with
input voltage feedforward for simplified feedback loop
compensation and improved line regulation. Both PWM
controllers have integrated feedback loop compensation
that reduces the external components needed.
The FAN5026 can be configured to operate as a
complete DDR solution. When the DDR pin is set HIGH,
the second channel provides the capability to track the
output voltage of the first channel. The PWM2 converter
is prevented from going into Hysteretic Mode if the DDR
pin is HIGH. In DDR Mode, a buffered reference voltage
(buffered voltage of the REF2 pin), required by DDR
memory chips, is provided by the PG2 pin.
Converter Modes and Synchronization
Table 3. Converter Modes and Synchronization
Mode
VIN
VIN
Pin
DDR
Pin
PWM 2
w.r.t.
PWM1
DDR1
Battery
VIN
HIGH
IN PHASE
DDR2
+5V
R to
GND
HIGH
+90°
DUAL
ANY
VIN
LOW
+180°
When used as a dual converter, as shown in Figure 6,
out-of-phase operation with 180-degree phase shift
reduces input current ripple.
For “two-step” conversion (where the VTT is converted
from VDDQ as in Figure 5) used in DDR Mode, the duty
cycle of the second converter is nominally 50% and the
optimal phasing depends on VIN. The objective is to
keep noise generated from the switching transition in
one converter from influencing the "decision" to switch
in the other converter.
When VIN is from the battery, it’s typically higher than
7.5V. As shown in Figure 7, 180° operation is
undesirable because the turn-on of the VDDQ converter
occurs very near the decision point of the VTT converter.
V
D DQ
VTT
CLK
Figure 7. Noise-Susceptible 180° Phasing
for DDR1
In-phase operation is optimal to reduce inter-converter
interference when VIN is higher than 5V, (when VIN is
from a battery), as shown in Figure 8. Because the duty
cycle of PWM1 (generating VDDQ) is short, the switching
point occurs far away from the decision point for the VTT
regulator, whose duty cycle is nominally 50%.
V
DDQ
V
TT
CLK
Figure 8. Optimal In-Phase Operation for DDR1
When VIN ≈ 5V, 180° phase-shifted operation can be
rejected for the reasons demonstrated in Figure 7.
In-phase operation with VIN ≈ 5V is even worse, since
the switch point of either converter occurs near the
switch point of the other converter, as seen in Figure 9.
In this case, as VIN is a little higher than 5V, it tends to
cause early termination of the VTT pulse width.
Conversely, the VTT switch point can cause early
termination of the VDDQ pulse width when VIN is slightly
lower than 5V.
V
DDQ
V
TT
CLK
Figure 9.
Noise-Susceptible In-Phase Operation
for DDR2
These problems are solved by delaying the second
converter’s clock by 90°, as shown in Figure 10. In this
way, all switching transitions in one converter take place
far away from the decision points of the other converter.
V
DDQ
V
TT
CLK
Figure 10. Optimal 90° Phasing for DDR2


Аналогичный номер детали - 4TPB330ML

производительномер деталидатащиподробное описание детали
logo
Sanyo Semicon Device
4TPB330ML SANYO-4TPB330ML Datasheet
103Kb / 2P
   standard products corresponding to the diversification of the needs
logo
Panasonic Semiconductor
4TPB330ML PANASONIC-4TPB330ML Datasheet
53Kb / 1P
   Surface Mount Type
More results

Аналогичное описание - 4TPB330ML

производительномер деталидатащиподробное описание детали
logo
Fairchild Semiconductor
FAN5026 FAIRCHILD-FAN5026 Datasheet
174Kb / 17P
   Dual DDR/Dual-output PWM Controller
FAN5236 FAIRCHILD-FAN5236_10 Datasheet
501Kb / 19P
   Dual Mobile-Friendly DDR / Dual-Output PWM Controller
logo
ON Semiconductor
FAN5236 ONSEMI-FAN5236 Datasheet
453Kb / 19P
   Dual Mobile-Friendly DDR / Dual-Output PWM Controller
Nov ember-2017, Rev. 2
logo
Fairchild Semiconductor
FAN5236 FAIRCHILD-FAN5236_04 Datasheet
234Kb / 20P
   Dual Mobile-Friendly DDR / Dual-output PWM Controller
FAN5236 FAIRCHILD-FAN5236 Datasheet
199Kb / 20P
   Dual Mobile-Friendly DDR / Dual-output PWM Controller
logo
ON Semiconductor
NCP5201 ONSEMI-NCP5201 Datasheet
69Kb / 10P
   Dual Output DDR Power Controller
September, 2004 ??Rev. 9
NCP5201 ONSEMI-NCP5201_06 Datasheet
83Kb / 9P
   Dual Output DDR Power Controller
April, 2006 ??Rev. 11
logo
Intersil Corporation
ISL6227 INTERSIL-ISL6227_07 Datasheet
861Kb / 28P
   Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227 Datasheet
840Kb / 27P
   Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227 Datasheet
897Kb / 26P
   Dual Mobile-Friendly PWM Controller with DDR Option
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com