поискавой системы для электроныых деталей |
|
DAC1008D650HN датащи(PDF) 7 Page - NXP Semiconductors |
|
DAC1008D650HN датащи(HTML) 7 Page - NXP Semiconductors |
7 / 98 page DAC1008D650 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 2 — 17 December 2010 7 of 98 NXP Semiconductors DAC1008D650 2 ×, 4× or 8× interpolating DAC with JESD204A 9. Characteristics Table 5. Characteristics VDDA(1V8) =VDDD = 1.7 V to 1.9 V; VDDA(3V3) = 3.13 V to 3.47 V; AGND and GND are shorted together; Tamb = −40 °C to +85 °C; typical values measured at V DDA(1V8) =VDDD =1.8 V; VDDA(3V3) =3.3 V; Tamb =+25 °C; RL =50 Ω; IO(fs) =20mA; maximum sample rate; PLL off unless otherwise specified. Symbol Parameter Conditions Test[1] Min Typ Max Unit VDDA(3V3) analog supply voltage (3.3 V) I 3.13 3.3 3.47 V VDDD(1V8) digital supply voltage (1.8 V) I 1.7 1.8 1.9 V VDDA(1V8) analog supply voltage (1.8 V) I 1.7 1.8 1.9 V IDDA(3V3) analog supply current (3.3 V) fo =19MHz; fs = 640 Msps; 4 × interpolation; NCO on I- 41 - mA IDDD(1V8) digital supply current (1.8 V) fo =19MHz; fs = 640 Msps; 4 × interpolation; NCO on I- 356 - mA IDDA(1V8) analog supply current (1.8 V) fo =19MHz; fs = 640 Msps; 4 × interpolation; NCO on I - 373 - mA ΔI DDD digital supply current difference x/sin x function on; fs =640 Msps I- 48 - mA Ptot total power dissipation fs =640 Msps; 4 × interpolation; NCO off; DAC Q off C - 0.75 - W fs =640 Msps; 4 × interpolation; NCO off C - 1.20 - W fs =640 Msps; 4 × interpolation; NCO on C - 1.45 - W fs =625 Msps; 2 × interpolation; NCO off C - 1.29 - W fs =625 Msps; 2 × interpolation; NCO on C - 1.46 - W Power-down mode; fo =19MHz; fs =640 Msps; 4 × interpolation; NCO on complete device; Power-down mode I - 0.04 - W DAC A and DAC B; Power-down mode I - 0.58 - W DAC A and DAC B; Sleep mode I - 0.75 - W Timing specifications td(startup) start-up delay time from full Power-down mode D - 20 - ms td(restart) restart delay time from Sleep mode D - 300 - ns tlock lock time maximum input rate D [2] -11 - μs Clock inputs (CLKINN, CLKINP)[3] Vi input voltage range: CLK+ or CLK − |V gpd| <50mV [4] C 825 - 1575 mV |
Аналогичный номер детали - DAC1008D650HN |
|
Аналогичное описание - DAC1008D650HN |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |