 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DAC34H84_1109 датащи(PDF) 4 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
DAC34H84_1109 датащи(HTML) 4 Page - Texas Instruments |
|
|
4 / 80 page  DAC34H84 SLAS751B – MARCH 2011 – REVISED SEPTEMBER 2011 www.ti.com PIN FUNCTIONS PIN I/O DESCRIPTION NAME NO. D10, E11, F11, G11, AVDD I Analog supply voltage. (3.3 V) H11, J11, K11, L10 CMOS output for ALARM condition. The ALARM output functionality is defined through the config7 ALARM N12 O register. Default polarity is active high, but can be changed to active low via config0 alarm_out_pol control bit. Full-scale output current bias. For 30mA full-scale output current, connect 1.28k Ω to ground. Change BIASJ H12 O the full-scale output current through coarse_dac(3:0) in config3, bit <15:12> Internal clock buffer supply voltage. (1.2 V). It is recommended to isolate this supply from DIGVDD CLKVDD C12, K12 I and DACVDD. LVDS positive input data bits 0 through 15 for the AB-channel path. Internal 100 Ω termination A7, A6, A5, resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR). A4, A3, A2, A1, C4, C2, DAB15P is most significant data bit (MSB) DAB[15..0]P I D4, D2, E4, DAB0P is least significant data bit (LSB) E2, F4, F2, G4 The order of the bus can be reversed via config2 revbus bit. B7, B6, B5, B4, B3, B2, B1, C3, C1, LVDS negative input data bits 0 through 15 for the AB-channel path. (See DAB[15:0]P description DAB[15..0]N I D3, D1, E3, above) E1, F3, F1, G3 H4, J4, J2, LVDS positive input data bits 0 through 15 for the CD-channel path. Internal 100 Ω termination K4, K2, L4, resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR). L2, M4, M2, DCD15P is most significant data bit (MSB) DCD[15..0]P I N1, N2, N3, DCD0P is least significant data bit (LSB) N4, N5, N6, The order of the bus can be reversed via config2 revbus bit. N7 H3, J3, J1, K3, K1, L3, L1, M3, M1, LVDS negative input data bits 0 through 15 for the CD-channel path. (See DCD[15:0]P description DCD[15..0]N I P1, P2, P3, above) P4, P5, P6, P7 DACCLKP A12 I Positive external LVPECL clock input for DAC core with a self-bias. DACCLKN A11 I Complementary external LVPECL clock input for DAC core. (see the DACCLKP description) D9, E9, E10, F10, G10, DAC core supply voltage. (1.2 V). It is recommended to isolate this supply from CLKVDD and DACVDD I H10, J10, DIGVDD. K10, K9, L9 LVDS positive input data clock. Internal 100 Ω termination resistor. Input data DAB[15:0]P/N and DATACLKP G2 I DCD[15:0]P/N are latched on both edges of DATACLKP/N (Double Data Rate). DATACLKN G1 I LVDS negative input data clock. (See DATACLKP description) E5, E6, E7, DIGVDD F5, J5, K5, I Digital supply voltage. (1.2 V). It is recommended to isolate this supply from CLKVDD and DACVDD. K6, K7 Used as external reference input when internal reference is disabled through config27 extref_ena = EXTIO G12 I/O ‘1’. Used as internal reference output when config27 extref_ena = ‘0’ (default). Requires a 0.1 μF decoupling capacitor to AGND when used as reference output. LVDS input strobe positive input. Internal 100 Ω termination resistor. The main functions of this input are to sync the FIFO pointer, to provide a sync source to the digital blocks, and/or to act as a parity input for the AB-data bus. ISTRP/ H2 I These functions are captured with the rising edge of DATACLKP/N. This signal should be PARITYABP edge-aligned with DAB[15:0]P/N and DCD[15:0]P/N. The PARITY, SYNC, and ISTR inputs are rotated to allow complete reversal of the data interface when setting the rev_interface bit in register config1. ISTRN/ H1 I LVDS input strope negative input. (See the ISTRP/PARITYABP description) PARITYABN 4 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): DAC34H84 |
Аналогичный номер детали - DAC34H84_1109 |
|
Аналогичное описание - DAC34H84_1109 |
|
|
ссылки URL |
| Конфиденциальность |
| ALLDATASHEETRU.COM |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
