поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SN74GTLPH32916ZKFR датащи(PDF) 8 Page - Texas Instruments

номер детали SN74GTLPH32916ZKFR
подробное описание детали  34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

SN74GTLPH32916ZKFR датащи(HTML) 8 Page - Texas Instruments

Back Button SN74GTLPH32916ZKFR Datasheet HTML 4Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 5Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 6Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 7Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 8Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 9Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 10Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 11Page - Texas Instruments SN74GTLPH32916ZKFR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
www.ti.com
Recommended Operating Conditions
(1) (2) (3) (4)
SN74GTLPH32916
34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS
SCES380A – JANUARY 2002 – REVISED JUNE 2005
MIN
NOM
MAX
UNIT
VCC,
Supply voltage
3.15
3.3
3.45
V
BIAS VCC
GTL
1.14
1.2
1.26
VTT
Termination voltage
V
GTLP
1.35
1.5
1.65
GTL
0.74
0.8
0.87
VREF
Reference voltage
V
GTLP
0.87
1
1.1
B port
VTT
VI
Input voltage
V
Except B port
VCC
5.5
B port
VREF + 0.05
VIH
High-level input voltage
V
Except B port
2
B port
VREF – 0.05
VIL
Low-level input voltage
V
Except B port
0.8
IIK
Input clamp current
–18
mA
IOH
High-level output current
A port
–24
mA
A port
24
IOL
Low-level output current
mA
B port
50
∆t/∆v
Input transition rise or fall rate
Outputs enabled
10
ns/V
∆t/∆V
CC
Power-up ramp rate
20
µs/V
TA
Operating free-air temperature
–40
85
°C
(1)
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(2)
Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS VCC = 3.3 V first, I/O second, and VCC = 3.3 V
last, because the BIAS VCC precharge circuitry is disabled when any VCC pin is connected. The control and VREF inputs can be
connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is
acceptable, but generally, GND is connected first.
(3)
VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.
(4)
VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is
activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current
drain.
8


Аналогичный номер детали - SN74GTLPH32916ZKFR

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74GTLPH32912 TI1-SN74GTLPH32912 Datasheet
388Kb / 17P
[Old version datasheet]   36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
SN74GTLPH32912ZKFR TI1-SN74GTLPH32912ZKFR Datasheet
388Kb / 17P
[Old version datasheet]   36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
More results

Аналогичное описание - SN74GTLPH32916ZKFR

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74GTLPH1616 TI1-SN74GTLPH1616 Datasheet
351Kb / 18P
[Old version datasheet]   17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
logo
Fairchild Semiconductor
GTLP17T616 FAIRCHILD-GTLP17T616 Datasheet
93Kb / 10P
   17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock
logo
Texas Instruments
SN74GTLPH32912 TI1-SN74GTLPH32912 Datasheet
388Kb / 17P
[Old version datasheet]   36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
SN74GTL16616 TI-SN74GTL16616_06 Datasheet
160Kb / 14P
[Old version datasheet]   17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH16912 TI-SN74GTLPH16912 Datasheet
218Kb / 14P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16612 TI-SN74GTLPH16612 Datasheet
166Kb / 11P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16912 TI-SN74GTLPH16912_07 Datasheet
324Kb / 18P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
logo
Fairchild Semiconductor
GTLP18T612 FAIRCHILD-GTLP18T612 Datasheet
74Kb / 9P
   18-Bit LVTTL/GTLP Universal Bus Transceiver
GTLP16T1655 FAIRCHILD-GTLP16T1655 Datasheet
107Kb / 14P
   16-Bit LVTTL/GTLP Universal Bus Transceiver
logo
Texas Instruments
SN74GTLPH16927 TI-SN74GTLPH16927 Datasheet
361Kb / 19P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP BUS TRANSCEIVER WITH SOURCE-SYNCHRONOUS CLOCK OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com