поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD1870JR датащи(PDF) 8 Page - Analog Devices

номер детали AD1870JR
подробное описание детали  Single-Supply 16-Bit Stereo ADC
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD1870JR датащи(HTML) 8 Page - Analog Devices

Back Button AD1870JR Datasheet HTML 4Page - Analog Devices AD1870JR Datasheet HTML 5Page - Analog Devices AD1870JR Datasheet HTML 6Page - Analog Devices AD1870JR Datasheet HTML 7Page - Analog Devices AD1870JR Datasheet HTML 8Page - Analog Devices AD1870JR Datasheet HTML 9Page - Analog Devices AD1870JR Datasheet HTML 10Page - Analog Devices AD1870JR Datasheet HTML 11Page - Analog Devices AD1870JR Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
AD1870
REV. 0
–8–
44.1 kHz. The stop band attenuation is sufficient to eliminate
modulator quantization noise from affecting the output. Low
passband ripple prevents the digital filter from coloring the
audio signal. See TPC 7 for the digital filter’s characteristics.
The output from the decimator is available as a single serial
output, multiplexed between left and right channels.
Note that the digital filter itself is operating at 64
× fS. As a
consequence, Nyquist images of the passband, transition band,
and stop band will be repeated in the frequency spectrum at
multiples of 64
× fS. Thus the digital filter will attenuate to
greater than 90 dB across the frequency spectrum, except for a
window
±0.55 × fS wide centered at multiples of 64 × fS. Any
input signals, clock noise, or digital noise in these frequency
windows will not be attenuated to the full 90 dB. If the high
frequency signals or noise appear within the passband images
within these windows, they will not be attenuated at all, and
therefore input antialias filtering should be applied.
Sample Delay
The sample delay or “group delay” of the AD1870 is dominated
by the processing time of the digital decimation filter. FIR filters
convolve a vector representing time samples of the input with
an equal-sized vector of coefficients. After each convolution, the
input vector is updated by adding a new sample at one end of
the “pipeline” and discarding the oldest input sample at the
other. For a FIR filter, the time at which a step input appears at
the output will be when that step input is half-way through
the input sample vector pipeline. The input sample vector
is updated every 64
× fS. The equation that expresses the
group delay for the AD1870 is:
Group Delay (sec) = 36/fS (Hz)
For the most common sample rates this can be summarized as:
fS
Group Delay
48 kHz
750
µs
44.1 kHz
816
µs
32 kHz
1125
µs
Due to the linear phase properties of FIR filters, the group
delay variation, or differences in group delay at different fre-
quencies, is essentially zero.
OPERATING FEATURES
Voltage Reference and External Filter Capacitors
The AD1870 includes a 2.25 V on-board reference that deter-
mines the AD1870’s input range. The left and right reference
pins (14 and 15) should be bypassed with a 0.1
µF ceramic chip
capacitor in parallel with a 4.7
µF tantalum as shown in Figure
3. Note that the chip capacitor should be closest to the pin. The
internal reference can be overpowered by applying an external
reference voltage at the VREFL (Pin 14) and VREFR (Pin 15) pins,
allowing multiple AD1870s to be calibrated to the same gain. It
is not possible to overpower the left and right reference pins
individually; the external reference voltage should be applied to
both Pin 14 and Pin 15. Note that the reference pins must still
be bypassed as shown in Figure 3.
While it is possible to bypass each reference pin (VREFL and
VREFR) with a capacitor larger than the suggested 4.7
µF, it is
not recommended. A larger capacitor will have a longer charge-
up time, which may extend into the autocalibration period, yield-
ing incorrect results.
The AD1870 requires four external filter capacitors on Pins 11,
12, 17, and 18. These capacitors are used to filter the single-to-
differential converter outputs, and are too large for practical
integration onto the die. They should be 470 pF NPO ceramic
chip type capacitors as shown in Figure 3, placed as close to the
AD1870 package as possible.
Sample Clock
An external master clock supplied to CLKIN (Pin 28) drives
the AD1870 modulator, decimator, and digital interface. As
with any analog-to-digital conversion system, the sampling clock
must be low jitter to prevent conversion errors. If a crystal oscil-
lator is used as the clock source, it should be bypassed with a
0.1
µF capacitor, as shown below in Figure 3.
For the AD1870, the input clock operates at either 256
× fS or
384
× f
S as selected by the 384/256 pin. When 384/256 is HI,
the 384 mode is selected, and when 384/
256 is LO, the 256
mode is selected. In both cases, the clock is divided down to
obtain the 64
× f
S clock required for the modulator. The output
word rate itself will be at fS. This relationship is illustrated for
popular sample rates below:
256 Mode
384 Mode
Modulator
Output Word
CLKIN
CLKIN
Sample Rate Rate
12.288 MHz
18.432 MHz
3.072 MHz
48 kHz
11.2896 MHz
16.9344 MHz 2.822 MHz
44.1 kHz
8.192 MHz
12.288 MHz
2.048 MHz
32 kHz
The AD1870 serial interface will support both master and slave
modes. Note that in slave mode it is required that the serial
interface clocks be externally derived from a common source.
In master mode, the serial interface clock outputs are internally
derived from CLKIN.
Reset, Autocalibration, and Power-Down
The active LO
RESET pin (Pin 23) initializes the digital deci-
mation filter and clears the output data buffer. While in the reset
state, all digital pins defined as outputs of the AD1870 are
driven to ground (except for BCLK, which is driven to the state
defined by RDEDGE (Pin 6)). Analog Devices recommends
resetting the AD1870 on initial power-up so that the device is
properly calibrated. The reset signal must remain LO for the
minimum period specified in “Specifications” above. The reset
pulse is asynchronous with respect to the master clock, CLKIN.
If, however, multiple AD1870s are used in a system, and it is
desired that they leave the reset state at the same time, the
common reset pulse should be made synchronous to CLKIN
(i.e.,
RESET should be brought HI on a CLKIN falling edge).
Multiple AD1870s can be synchronized to each other by using
a single master clock and a single reset signal to initialize all
devices. On coming out of reset, all AD1870s will begin sam-
pling at the same time. Note that in slave mode, the AD1870 is
inactive (and all outputs are static, including WCLK) until the
first rising edge of L
RCK after the first falling edge of LRCK.
This initial low-going then high-going edge of L
RCK can be used
to “skew” the sampling start-up time of one AD1870 relative to
other AD1870s in a system. In the Data Position Controlled by
WCLK Input mode, WCLK must be HI with L
RCK HI, then
WCLK HI with L
RCK LO, then WCLK HI with LRCK HI
before the AD1870 starts sampling.


Аналогичный номер детали - AD1870JR

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD1870 AD-AD1870 Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870AR AD-AD1870AR Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870AR-REEL AD-AD1870AR-REEL Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870_02 Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870_15 Datasheet
282Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
More results

Аналогичное описание - AD1870JR

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD1870 AD-AD1870_15 Datasheet
282Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1877 AD-AD1877 Datasheet
253Kb / 18P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870_02 Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
logo
Linear Technology
LTC1606 LINER-LTC1606 Datasheet
169Kb / 12P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_15 Datasheet
205Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_1 Datasheet
200Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
logo
Asahi Kasei Microsystem...
AK5701 AKM-AK5701 Datasheet
470Kb / 62P
   PLL & MIC-AMP 16-Bit Stereo ADC
logo
Maxim Integrated Produc...
MAX1132 MAXIM-MAX1132 Datasheet
388Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
19-2083; Rev 0; 8/01
MAX1132ACAP MAXIM-MAX1132ACAP Datasheet
252Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
Rev 0; 8/01
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com