18 GHz Microwave PLL Synthesizer

Data Sheet

ADF41020

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2012 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

18 GHz maximum RF input frequency

Integrated SiGe prescaler

Software compatible with the ADF4106/ADF4107/ADF4108

family of PLLs

2.85 V to 3.15 V PLL power supply

Programmable dual-modulus prescaler

8/9, 16/17, 32/33, 64/65

Programmable charge pump currents

3-wire serial interface

Analog and digital lock detect

Hardware and software power-down mode

APPLICATIONS

Microwave point-to-point/multipoint radios

Wireless infrastructure

VSAT radios

Test equipment

Instrumentation

GENERAL DESCRIPTION

The ADF41020 frequency synthesizer can be used to implement

local oscillators as high as 18 GHz in the up conversion and

down conversion sections of wireless receivers and transmitters.

It consists of a low noise, digital phase frequency detector

(PFD), a precision charge pump, a programmable reference

divider, and high frequency programmable feedback dividers

(A, B, and P). A complete phase-locked loop (PLL) can be

implemented if the synthesizer is used with an external loop

filter and voltage controlled oscillator (VCO). The synthesizer

can be used to drive external microwave VCOs via an active

loop filter. Its very high bandwidth means a frequency doubler

stage can be eliminated, simplifying system architecture and

reducing cost. The ADF41020 is software-compatible with the

existing ADF4106/ADF4107/ADF4108 family of devices from

Analog Devices, Inc. Their pinouts match very closely with

the exception of the ADF41020’s single-ended RF input pin,

meaning only a minor layout change is required when updating

current designs.

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

CLK

DATA

LE

24-BIT INPUT

REGISTER

CE

GND

GND

R COUNTER

R COUNTER

LATCH

FUNCTION

LATCH

A, B COUNTER

LATCH

P/P+ 1

N = 4(BP + A)

A AND B

M3 M2 M1

MUX

HIGH-Z

MUXOUT

GND

CP

PHASE

FREQUENCY

DETECTOR

LOCK

DETECT

REFERENCE

CHARGE

PUMP

CURRENT

SETTING 1

ADF41020

CPI3 CPI2 CPI1

CPI6 CPI5 CPI4

CURRENT

SETTING 2

50Ω

3pF

COUNTERS

DIVIDE

BY 4