поискавой системы для электроныых деталей |
|
AD7703BR датащи(PDF) 7 Page - Analog Devices |
|
AD7703BR датащи(HTML) 7 Page - Analog Devices |
7 / 16 page AD7703 REV. D –7– THEORY OF OPERATION The general block diagram of a sigma-delta ADC is shown in Figure 8. It contains the following elements: 1. A sample-hold amplifier 2. A differential amplifier or subtracter 3. An analog low-pass filter 4. A 1-bit A/D converter (comparator) 5. A 1-bit DAC 6. A digital low-pass filter ANALOG LOW-PASS FILTER COMPARATOR DIGITAL FILTER DIGITAL DATA S/H AMP DAC Figure 8. General Sigma-Delta ADC In operation, the sampled analog signal is fed to the subtracter, along with the output of the 1-bit DAC. The filtered difference signal is fed to the comparator, whose output samples the difference signal at a frequency many times that of the analog signal frequency (oversampling). Oversampling is fundamental to the operation of sigma-delta ADCs. Using the quantization noise formula for an ADC: SNR =(6.02 × number of bits +1.76)dB, a 1-bit ADC or comparator yields an SNR of 7.78 dB. The AD7703 samples the input signal at 16 kHz, which spreads the quantization noise from 0 kHz to 8 kHz. Since the specified analog input bandwidth of the AD7703 is only 0 Hz to 10 Hz, the noise energy in this bandwidth would be only 1/800 of the total quantization noise, assuming that the noise energy was spread evenly throughout the spectrum. It is reduced still further by analog filtering in the modulator loop, which shapes the quantization noise spectrum to move most of the noise energy to frequencies above 10 Hz. The SNR performance in the 0 Hz to 10 Hz range is conditioned to the 20-bit level in this fashion. The output of the comparator provides the digital input for the 1-bit DAC, so the system functions as a negative feedback loop which minimizes the difference signal. The digital data that represents the analog input voltage is in the duty cycle of the pulse train appearing at the output of the comparator. It can be retrieved as a parallel binary data word using a digital filter. Sigma-delta ADCs are generally described by the order of the analog low-pass filter. A simple example of a first order sigma- delta ADC is shown in Figure 8. This contains only a first-order low-pass filter or integrator. The AD7703 uses a second-order sigma-delta modulator and a digital filter that provides a rolling average of the sampled output. After power-up or if there is a step change in the input voltage, there is a settling time before valid data is obtained. GENERAL DESCRIPTION The AD7703 is a 20-bit A/D converter with on-chip digital filtering, intended for the measurement of wide dynamic range, low frequency signals such as those representing chemical, physical or biological processes. It contains a charge-balancing (sigma-delta) ADC, calibration microcontroller with on-chip static RAM, a clock oscillator and a serial communications port. The analog input signal to the AD7703 is continuously sampled at a rate determined by the frequency of the master clock, CLKIN. A charge-balancing A/D converter (sigma-delta modu- lator) converts the sampled signal into a digital pulse train whose duty cycle contains the digital information. A six-pole Gaussian digital low-pass filter processes the output of the sigma-delta modulator and updates the 20-bit output register at a 4 kHz rate. The output data can be read from the serial port randomly or periodically at any rate up to 4 kHz. AD7703 MODE SDATA SC1 DGND CLKOUT CLKIN AGND SCLK SC2 CAL CS BP/UP DVSS DVDD SLEEP RANGE SELECT CALIBRATE ANALOG INPUT ANALOG GROUND –5V ANALOG SUPPLY 0.1 µF SERIAL DATA SERIAL CLOCK READ (TRANSMIT) DATA READY +5V ANALOG SUPPLY 2.5V 0.1 µF 0.1 µF DRDY 0.1 µF 10 µF AVDD VREF AIN AVSS VOLTAGE REFERENCE 10 µF Figure 7. Typical System Connection Diagram The AD7703 can perform self-calibration using the on-chip calibration microcontroller and SRAM to store calibration parameters. A calibration cycle may be initiated at any time using the CAL control input. Other system components may also be included in the calibration loop to remove offset and gain errors in the input channel. For battery operation, the AD7703 also offers a standby mode that reduces idle power consumption to typically 10 µW. |
Аналогичный номер детали - AD7703BR |
|
Аналогичное описание - AD7703BR |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |