поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7713 датащи(PDF) 7 Page - Analog Devices

номер детали AD7713
подробное описание детали  LC2MOS Loop-Powered Signal Conditioning ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7713 датащи(HTML) 7 Page - Analog Devices

Back Button AD7713 Datasheet HTML 3Page - Analog Devices AD7713 Datasheet HTML 4Page - Analog Devices AD7713 Datasheet HTML 5Page - Analog Devices AD7713 Datasheet HTML 6Page - Analog Devices AD7713 Datasheet HTML 7Page - Analog Devices AD7713 Datasheet HTML 8Page - Analog Devices AD7713 Datasheet HTML 9Page - Analog Devices AD7713 Datasheet HTML 10Page - Analog Devices AD7713 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
2
–7–
REV. C
AD7713
PIN FUNCTION DESCRIPTION
Pin
Mnemonic
Function
1
SCLK
Serial Clock. Logic input/output depending on the status of the MODE pin. When MODE is high, the
device is in its self-clocking mode and the SCLK pin provides a serial clock output. This SCLK becomes
active when RFS or TFS goes low and it goes high impedance when either RFS or TFS returns high or when
the device has completed transmission of an output word. When MODE is low, the device is in its external
clocking mode and the SCLK pin acts as an input. This input serial clock can be a continuous clock with all
data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the
information being transmitted to the AD7713 in smaller batches of data.
2
MCLK IN
Master Clock signal for the device. This can be provided in the form of a crystal or external clock. A crystal can
be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven with a
CMOS-compatible clock and MCLK OUT left unconnected. The clock input frequency is nominally 2 MHz.
3
MCLK OUT
When the master clock for the device is a crystal, the crystal is connected between MCLK IN and MCLK OUT.
4
A0
Address Input. With this input low, reading and writing to the device is to the control register. With thisinput
high, access is to either the data register or the calibration registers.
5
SYNC
Logic Input which allows for synchronization of the digital filters when using a number of AD7713s. It resets
the nodes of the digital filter.
6
MODE
Logic Input. When this pin is high, the device is in its self-clocking mode; with this pin low, the device is in its
external clocking mode.
7
AIN1(+)
Analog Input Channel 1. Positive input of the programmable gain differential analog input. The AIN1(+) input
is connected to an output current source which can be used to check that an external transducer has burnt out
or gone open circuit. This output current source can be turned on/off via the control register.
8
AIN1(–)
Analog Input Channel 1. Negative input of the programmable gain differential analog input.
9
AIN2(+)
Analog Input Channel 2. Positive input of the programmable gain differential analog input.
10
AIN2(–)
Analog Input Channel 2. Negative input of the programmable gain differential analog input.
11
STANDBY
Logic Input. Taking this pin low shuts down the internal analog and digital circuitry, reducing power
consumption to less than 50
µW.
12
AVDD
Analog Positive Supply Voltage, +5 V to +10 V.
13
RTD1
Constant Current Output. A nominal 200
µA constant current is provided at this pin and this can be used
as the excitation current for RTDs. This, current can be turned on or off via the control register.
14
REF IN(–)
Reference Input. The REF IN(–) can lie anywhere between AVDD and AGND provided REF IN(+) is
greater than REF IN(–).
15
REF IN(+)
Reference Input. The reference input is differential providing that REF IN(+) is greater than REF IN(–).
REF IN(+) can lie anywhere between AVDD and AGND.
16
RTD2
Constant Current Output. A nominal 200
µA constant current is provided at this pin and this can be used
as the excitation current for RTDs. This, current can be turned on or off via the control register. This
second current can be used to eliminate lead resistanced errors in three-wire RTD configurations.
17
AIN3
Analog Input Channel 3. High level analog input which accepts an analog input voltage range of
4
× V
REF/GAIN. At the nominal VREF of +2.5 V and a gain of 1, the AIN3 input voltage range is
0 to
±10 V.
18
AGND
Ground Reference Point for Analog Circuitry.
19
TFS
Transmit Frame Synchronization. Active low logic input used to write serial data to the device with serial
data expected after the falling edge of this pulse. In the self-clocking mode, the serial clock becomes active
after TFS goes low. In the external clocking mode, TFS must go low before the first bit of the data word
is written to the part.
20
RFS
Receive Frame Synchronization. Active low logic input used to access serial data from the device. In the
self-clocking mode, the SCLK and SDATA lines both become active after RFS goes low. In the external
clocking mode, the SDATA line becomes active after RFS goes low.


Аналогичный номер детали - AD7713

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7713 AD-AD7713 Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713 Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713 Datasheet
330Kb / 29P
   Loop-Powered Signal Conditioning ADC
AD7713AN AD-AD7713AN Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713AN AD-AD7713AN Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
More results

Аналогичное описание - AD7713

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713_17 Datasheet
330Kb / 29P
   Loop-Powered Signal Conditioning ADC
AD7713ANZ AD-AD7713ANZ Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713_15 Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
AD7712 AD-AD7712_04 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ARZ AD-AD7712ARZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com