поискавой системы для электроныых деталей |
|
AD7715AN-5 датащи(PDF) 5 Page - Analog Devices |
|
AD7715AN-5 датащи(HTML) 5 Page - Analog Devices |
5 / 31 page AD7715 –5– REV. C TIMING CHARACTERISTICS1, 2 Limit at TMIN, TMAX Parameter (A Version) Unit Conditions/Comments fCLKIN 3, 4 400 kHz min Master Clock Frequency: Crystal Oscillator or Externally Supplied 2.5 MHz max for Specified Performance tCLK IN LO 0.4 × t CLK IN ns min Master Clock Input Low Time. tCLK IN = 1/fCLK IN tCLK IN HI 0.4 × t CLK IN ns min Master Clock Input High Time t1 500 × t CLK IN ns nom DRDY High Time t2 100 ns min RESET Pulsewidth Read Operation t3 0 ns min DRDY to CS Setup Time t4 120 ns min CS Falling Edge to SCLK Rising Edge Setup Time t5 5 0 ns min SCLK Falling Edge to Data Valid Delay 80 ns max DVDD = +5 V 100 ns max DVDD = +3.3 V t6 100 ns min SCLK High Pulsewidth t7 100 ns min SCLK Low Pulsewidth t8 0 ns min CS Rising Edge to SCLK Rising Edge Hold Time t9 6 10 ns min Bus Relinquish Time after SCLK Rising Edge 60 ns max DVDD = +5 V 100 ns max DVDD = +3.3 V t10 100 ns max SCLK Falling Edge to DRDY High7 Write Operation t11 120 ns min CS Falling Edge to SCLK Rising Edge Setup Time t12 30 ns min Data Valid to SCLK Rising Edge Setup Time t13 20 ns min Data Valid to SCLK Rising Edge Hold Time t14 100 ns min SCLK High Pulsewidth t15 100 ns min SCLK Low Pulsewidth t16 0 ns min CS Rising Edge to SCLK Rising Edge Hold Time NOTES 1Sample tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of D V DD) and timed from a voltage level of 1.6 V. 2See Figures 6 and 7. 3CLKIN Duty Cycle range is 45% to 55%. CLKIN must be supplied whenever the AD7715 is not in Standby mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated. 4The AD7715 is production tested with f CLKIN at 2.4576 MHz (1 MHz for some IDD tests). It is guaranteed by characterization to operate at 400 kHz. 5These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V OL or VOH limits. 6These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances. 7 DRDY returns high after the first read from the device after an output update. The same data can be read again, if required, while DRDY is high although care should be taken that subsequent reads do not occur close to the next output update. Specifications subject to change without notice. TO OUTPUT PIN +1.6V ISINK (800 A AT DVDD = 5V 100 A AT DVDD = 3.3V) 50pF ISOURCE (200 A AT DVDD = 5V 100 A AT DVDD = 3.3V) Figure 1. Load Circuit for Access Time and Bus Relinquish Time (DVDD = +3 V to +5.25 V; AVDD = +3 V to +5.25 V; AGND = DGND = 0 V; fCLKIN = 2.4576 MHz; Input Logic 0 = 0 V, Logic 1 = DVDD, unless otherwise noted) |
Аналогичный номер детали - AD7715AN-5 |
|
Аналогичное описание - AD7715AN-5 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |