поискавой системы для электроныых деталей |
|
DM81LS97 датащи(PDF) 1 Page - Fairchild Semiconductor |
|
DM81LS97 датащи(HTML) 1 Page - Fairchild Semiconductor |
1 / 7 page © 1999 Fairchild Semiconductor Corporation DS006435 www.fairchildsemi.com September 1991 Revised May 1999 DM81LS95A • DM81LS96A • DM81LS97A 3-STATE Octal Buffer General Description These devices provide eight, two-input buffers in each package. All employ low-power-Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high-impedance state, while the other input passes the data through the buffer. The DM81LS95A and DM81LS97A present true data at the out- puts, while the DM81LS96A is inverting. On the DM81LS95A and DM81LS96A versions, all eight 3-STATE enable lines are common, with access through a 2-input NOR gate. On the DM81LS97A version, four buffers are enabled from one common line, and the other four buffers are enabled form another common line. In all cases the outputs are placed in the 3-STATE condition by applying a high logic level to the enable pins. Features s Typical power dissipation DM81LS95A, DM81LS97A 80 mW DM81LS96A 65 mW s Typical propagation delay DM81LS95A, DM81LS97A 15 ns DM81LS96A 10 ns s Low power-Schottky, 3-STATE technology Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Pin Descriptions DM81LS95A and DM92LS96A Note 1: Both G1 and G2 must be LOW for outputs to be enabled. DM81LS97A Order Number Package Number Package Description DM81LS95AWM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM81LS95AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM81LS96AWM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM81LS96AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM81LS97AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Pin Names Descriptions A1–A8 Inputs Y1–Y8 Outputs G1–G2 Active LOW Output Enables (Note 1) Pin Names Descriptions A1–A8 Inputs Y1–Y8 Outputs G1 Active LOW Output Enable (Y1–Y4) G2 Active LOW Output Enable (Y5–Y8) |
Аналогичный номер детали - DM81LS97 |
|
Аналогичное описание - DM81LS97 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |