поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TL16C754BPNG4 датащи(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
номер детали TL16C754BPNG4
подробное описание детали  QUAD UART WITH 64-BYTE FIFO
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TL16C754BPNG4 датащи(HTML) 11 Page - Texas Instruments

Back Button TL16C754BPNG4 Datasheet HTML 7Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 8Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 9Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 10Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 11Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 12Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 13Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 14Page - Texas Instruments TL16C754BPNG4 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 40 page
background image
TL16C754B
QUAD UART WITH 64BYTE FIFO
SLLS397A − NOVEMBER 1999 − REVISED JUNE 2004
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
functional description (continued)
Table 4. Interrupt Control Functions
IIR[5−0]
PRIORITY
LEVEL
INTERRUPT
TYPE
INTERRUPT SOURCE
INTERRUPT RESET METHOD
000001
None
None
None
None
000110
1
Receiver line
status
OE, FE, PE, or BI errors occur in characters in the
RX FIFO
FE< PE< BI: All erroneous characters are
read from the RX FIFO. OE: Read LSR
001100
2
RX timeout
Stale data in RX FIFO
Read RHR
000100
2
RHR interrupt
DRDY (data ready)
(FIFO disable)
RX FIFO above trigger level (FIFO enable)
Read RHR
000010
3
THR interrupt
TFE (THR empty)
(FIFO disable)
TX FIFO passes above trigger level (FIFO enable)
Read IIR OR a write to the THR
000000
4
Modem status
MSR[3:0]= 0
Read MSR
010000
5
Xoff interrupt
Receive Xoff character(s)/special character
Receive Xon character(s)/Read of IIR
100000
6
CTS, RTS
RTS pin or CTS pin change state from active (low)
to inactive (high)
Read IIR
It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt.
LSR[7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors
remaining in the FIFO. LSR[4−2] always represent the error status for the received character at the top of the
Rx FIFO. Reading the Rx FIFO updates LSR[4−2] to the appropriate status for the new character at the top of
the FIFO. If the Rx FIFO is empty, then LSR[4−2] is all zeros.
For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon
flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read
of the ISR.
interrupt mode operation
In interrupt mode (if any bit of IER[3:0] is1), the processor is informed of the status of the receiver and transmitter
by an interrupt signal, INT. Therefore, it is not necessary to continuously poll the line status register (LSR) to
see if any interrupt needs to be serviced. Figure 5 shows interrupt mode operation.
1
1
1
1
IER
IIR
THR
RHR
IOW/IOR
INT
Processor
Figure 5. Interrupt Mode Operation
polled mode operation
In polled mode (IER[3:0] = 0000), the status of the receiver and transmitter can then be checked by polling the
line status register (LSR). This mode is an alternative to the interrupt mode of operation where the status of the
receiver and transmitter is automatically known by means of interrupts sent to the CPU. Figure 6 shows polled
mode operation.


Аналогичный номер детали - TL16C754BPNG4

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TL16C754BPN TI-TL16C754BPN Datasheet
466Kb / 37P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
More results

Аналогичное описание - TL16C754BPNG4

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TL16C754 TI-TL16C754 Datasheet
488Kb / 39P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
logo
NXP Semiconductors
SC16C754 PHILIPS-SC16C754 Datasheet
622Kb / 49P
   Quad UART with 64-byte FIFO
Rev. 04-19 June 2003
logo
Texas Instruments
TL16C754B TI-TL16C754B Datasheet
466Kb / 37P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
TL16C752D-Q1 TI1-TL16C752D-Q1 Datasheet
907Kb / 53P
[Old version datasheet]   Dual UART With 64-Byte FIFO
logo
Exar Corporation
ST16C654IJ68-F EXAR-ST16C654IJ68-F Datasheet
1Mb / 51P
   2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
logo
NXP Semiconductors
SC16C752 PHILIPS-SC16C752 Datasheet
604Kb / 47P
   Dual UART with 64-byte FIFO
Rev. 04-20 June 2003
logo
Exar Corporation
XR16M654DIV-0B EXAR-XR16M654DIV-0B Datasheet
1Mb / 58P
   1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
XR16M654 EXAR-XR16M654 Datasheet
1Mb / 58P
   1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
XR16V654_0709 EXAR-XR16V654_0709 Datasheet
1Mb / 58P
   2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
XR16V654 EXAR-XR16V654 Datasheet
1Mb / 58P
   2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com