поискавой системы для электроныых деталей |
|
AD5290YRMZ10 датащи(PDF) 7 Page - Analog Devices |
|
AD5290YRMZ10 датащи(HTML) 7 Page - Analog Devices |
7 / 20 page Data Sheet AD5290 Rev. C | Page 7 of 20 INTERFACE TIMING CHARACTERISTICS Table 3. Parameter 1, 2 Symbol Conditions Min Typ Max Unit Clock Frequency fCLK 4 MHz Input Clock Pulse Width tCH, tCL Clock level high or low 120 ns Data Setup Time tDS 30 ns Data Hold Time tDH 20 ns CLK to SDO Propagation Delay3 tPD RPull-up = 2.2 kΩ, CL < 20 pF 10 100 ns CS Setup Time tCSS 120 ns CS High Pulse Width tCSW 150 ns CLK Fall to CS Fall Hold Time tCSH0 10 ns CLK Rise to CS Rise Hold Time tCSH 120 ns CS Rise to Clock Rise Setup tCS1 120 ns 1 See Figure 3 for the location of the measured values. All input control voltages are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. Switching characteristics are measured using VDD = +15 V and VSS = −15 V. 2 Guaranteed by design and not subject to production test. 3 Propagation delay depends on the value of VDD, RPull-up, and CL. |
Аналогичный номер детали - AD5290YRMZ10 |
|
Аналогичное описание - AD5290YRMZ10 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |