AD9258BCPZ-1251 datasheet(9/44 Pages) AD

номер детали	AD9258BCPZ-1251

подробное описание детали	14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)

Download	44 Pages

Scroll/Zoom	100%

производитель	AD [Analog Devices]

домашняя страница	http://www.analog.com

Logo

9 / 44 page

AD9258

Rev. A | Page 9 of 44

SWITCHING SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, and DCS enabled, unless

otherwise noted.

Table 4.

AD9258BCPZ-80

AD9258BCPZ-105

AD9258BCPZ-125

Parameter

Temperature

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

CLOCK INPUT PARAMETERS

Input Clock Rate

Full

625

MHz

Conversion Rate1

DCS Enabled

Full

20

80

20

105

20

125

MSPS

DCS Disabled

Full

10

80

10

105

10

125

MSPS

CLK Period—Divide-by-1 Mode (tCLK)

Full

12.5

9.5

8

ns

CLK Pulse Width High (tCH)

Divide-by-1 Mode, DCS Enabled

Full

3.75

6.25

8.75

2.85

4.75

6.65

2.4

4

5.6

ns

Divide-by-1 Mode, DCS Disabled

Full

5.95

6.25

6.55

4.5

4.75

5.0

3.8

4

4.2

ns

Divide-by-2 Mode Through

Divide-by-8 Mode

Full

0.8

ns

Aperture Delay (tA)

Full

1.0

ns

Aperture Uncertainty (Jitter, tJ)

Full

0.07

ps

rms

DATA OUTPUT PARAMETERS

CMOS Mode

Data Propagation Delay (tPD)

Full

2.8

3.5

4.2

2.8

3.5

4.2

2.8

3.5

4.2

ns

DCO Propagation Delay (tDCO)2

Full

3.1

ns

DCO to Data Skew (tSKEW)

Full

−0.6

−0.4

0

−0.6

−0.4

0

−0.6

−0.4

0

ns

LVDS Mode

Data Propagation Delay (tPD

Full

2.9

3.7

4.5

2.9

3.7

4.5

2.9

3.7

4.5

ns

DCO Propagation Delay (tDCO)2

Full

3.9

ns

DCO to Data Skew (tSKEW)

Full

−0.1

+0.2

+0.5

−0.1

+0.2

+0.5

−0.1

+0.2

+0.5

ns

CMOS Mode Pipeline Delay

(Latency)

Full

12

Cycles

LVDS Mode Pipeline Delay

(Latency) Channel A/Channel B

Full

12/12.5

Cycles

Wake-Up Time3

Full

500

μs

Out-of-Range Recovery Time

Full

2

Cycles

1 Conversion rate is the clock rate after the divider.

2 Additional DCO delay can be added by writing to Bit 0 through Bit 4 in SPI Register 0x17 (see Table 17).

3 Wake-up time is defined as the time required to return to normal operation from power-down mode.

Аналогичный номер детали - AD9258BCPZ-1251

производитель	номер детали	датащи	подробное описание детали
Analog Devices	AD9258BCPZ-1251	2Mb / 44P	14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) REV. A

More results

Аналогичное описание - AD9258BCPZ-1251

производитель	номер детали	датащи	подробное описание детали
Analog Devices	AD9258BCPZRL7-105	2Mb / 44P	14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) REV. A
	AD9246	1Mb / 44P	14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter REV. A
	AD9246	1Mb / 44P	14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter REV. A
	AD9268	2Mb / 44P	16-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) REV. A
	AD9648	1Mb / 44P	14-Bit, 125 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter REV. 0
	AD9233	1Mb / 44P	12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter REV. A
	AD9265	1Mb / 45P	16-Bit, 125 MSPS/105 MSPS/80 MSPS, 1.8 V Analog-to-Digital Converter
	AD9265	2Mb / 44P	16-Bit, 125 MSPS/105 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter REV. A
	AD9233	1Mb / 44P	12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter REV. A
	AD9627ABCPZ-125	2Mb / 76P	12-Bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter REV. B

More results

AD9258BCPZ-1251 датащи(PDF) 9 Page - Analog Devices

AD9258BCPZ-1251 датащи(HTML) 9 Page - Analog Devices

Аналогичный номер детали - AD9258BCPZ-1251

Аналогичное описание - AD9258BCPZ-1251

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

датащи скачать

ссылки URL