поискавой системы для электроныых деталей |
|
DAC1220 датащи(PDF) 7 Page - Burr-Brown (TI) |
|
|
DAC1220 датащи(HTML) 7 Page - Burr-Brown (TI) |
7 / 14 page 7 ® DIGITAL OPERATION SYSTEM CONFIGURATION The DAC1220 is controlled by 8-bit instruction codes (INSR) and 16-bit command codes (CMR) via the serial interface, which is externally clocked. The DAC1220 Microcontroller (MC) consists of an ALU and a register bank. The MC has three states: power-on reset, calibration, and normal operation. In the power-on reset state, the MC resets all the registers to their default states. In the calibration state, the MC performs offset and gain self- calibration. In the normal state, the MC performs D/A conversions. The DAC1220 has five internal registers, as shown in Table II. Two of these, the Instruction Register (INSR) and the Command Register (CMR), control the operation of the converter. The Instruction register utilizes an 8-bit instruc- tion code to control the serial interface to determine whether the next operation is either a read or a write, to control the word length and to select the appropriate register to read/write. Communication with the DAC1220 is controlled via the INSR. The INSR is written as the first part of each serial communication. The instruction that is sent determines what type of communication will occur next. It is not possible to read the INSR. The Command register has a 16- bit command code to set up the DAC1220 operation mode, resolution mode, settling mode and data format. The Data Input Register (DIR) contains the value for the next conver- sion. The Offset and Full-Scale Calibration Registers (OCR and FCR) contain data used for correcting the internal conversion value after it is placed into the DIR. The data in these two registers may be the result of a calibration routine, or they may be values which have been written directly via the serial interface. A3 – A0 (Address) Bits—These four bits select the begin- ning register location that will be read from or written to, as shown in Table III. Each subsequent byte will be read from or written to the next higher location (increment address). If the BD bit in the Command register is set, each subse- quent byte will be read from or written to the next lower location (decrement address). This bit does not affect INSR register or the write operation for the CMR register. If the next location is reserved in Table III, the results are un- known. Reading or writing continues until the number of bytes specified by MB1 and MB0 have been transferred. Instruction Register (INSR) Each serial communication starts with the 8 bits of the INSR being sent to the DAC1220. The read/write bit, the number of bytes n, and the starting register address are defined, as shown in Table III. When the n bytes have been transferred, the instruction is complete. A new communication cycle is initiated by sending a new INSR (under restrictions outlined in the Interfacing section). R/W (Read/Write) Bit—For a write operation to occur, this bit of the INSR must be 0. For a read, this bit must be 1, as follows: TABLE III. Instruction Register. MSB LSB R/W MB1 MB0 0 A3 A3 A1 A0 MB1, MB0 (Multiple Bytes) Bits—These two bits are used to control the word length (number of bytes) of the read or write operation, as follows: INSR Instruction Register 8 Bits DIR Data Input Register 24 Bits CMR Command Register 16 Bits OCR Offset Calibration Register 24 Bits FCR Full-Scale Calibration Register 24 Bits TABLE II. DAC1220 Registers. MB1 MB0 0 0 1 Byte 0 1 2 Bytes 1 0 3 Bytes R/W 0 Write 1 Read A3 A2 A1 A0 0 0 0 0 Data Input Register Byte 2 MSB 0 0 0 1 Data Input Register Byte 1 0 0 1 0 Data Input Register Byte 0 LSB 0 0 1 1 Reserved 0 1 0 0 Command Register Byte 1 MSB 0 1 0 1 Command Register Byte 0 LSB 0 1 1 0 Reserved 0 1 1 1 Reserved 1 0 0 0 Offset Cal Register Byte 2 MSB 1 0 0 1 Offset Cal Register Byte 1 1 0 1 0 Offset Cal Register Byte 0 LSB 1 0 1 1 Reserved 1 1 0 0 Full-Scale Cal Register Byte 2 MSB 1 1 0 1 Full-Scale Cal Register Byte 1 1 1 1 0 Full-Scale Cal Register Byte 0 LSB 1 1 1 1 Reserved TABLE IV. A3 - A0 Addressing. |
Аналогичный номер детали - DAC1220 |
|
Аналогичное описание - DAC1220 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |