поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADC0820BCWMXNOPB датащи(PDF) 10 Page - Texas Instruments

номер детали ADC0820BCWMXNOPB
подробное описание детали   8-Bit High Speed 關P Compatible A/D Converter with Track/Hold Function
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

ADC0820BCWMXNOPB датащи(HTML) 10 Page - Texas Instruments

Back Button ADC0820BCWMXNOPB Datasheet HTML 6Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 7Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 8Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 9Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 10Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 11Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 12Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 13Page - Texas Instruments ADC0820BCWMXNOPB Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
ADC0820-N
SNAS529C – JUNE 1999 – REVISED MARCH 2013
www.ti.com
PIN DESCRIPTIONS
Pin
Name
Function
1
VIN
Analog input; range =GND
≤VIN≤VCC
2
DB0
TRI-STATE data output—bit 0 (LSB)
3
DB1
TRI-STATE data output—bit 1
4
DB2
TRI-STATE data output—bit 2
5
DB3
TRI-STATE data output—bit 3
WR: With CS low, the conversion is started on the falling edge of WR. Approximately 800 ns
(the preset internal time out, tI) after the WR rising edge, the result of the conversion will be
WR-RD Mode
strobed into the output latch, provided that RD does not occur prior to this time out (See
Figure 5 & Figure 6).
6
WR / RDY
RDY: This is an open drain output (no internal pull-up device). RDY will go low after the falling
RD Mode
edge of CS; RDY will go TRI-STATE when the result of the conversion is strobed into the
output latch. It is used to simplify the interface to a microprocessor system (See Figure 4).
Mode: Mode selection input—it is internally tied to GND through a 50 µA current source.
7
Mode
RD Mode: When mode is low
WR-RD Mode: When mode is high
With CS low, the TRI-STATE data outputs (DB0-DB7) will be activated when RD goes low
(See Figure 7). RD can also be used to increase the speed of the converter by reading data
WR-RD Mode
prior to the preset internal time out (tI, ∼800 ns). If this is done, the data result transferred to
output latch is latched after the falling edge of the RD (See Figure 5 & Figure 6).
8
RD
With CS low, the conversion will start with RD going low, also RD will enable the TRI-STATE
RD Mode
data outputs at the completion of the conversion. RDY going TRI-STATE and INT going low
indicates the completion of the conversion (See Figure 4).
INT going low indicates that the conversion is completed and the data result is in the output
latch. INT will go low,
∼800 ns (the preset internal time out, tI) after the rising edge of WR (See
WR-RD Mode
Figure 6); or INT will go low after the falling edge of RD , if RD goes low prior to the 800 ns
9
INT
time out (See Figure 5). INT is reset by the rising edge of RD or CS (See Figure 5 & Figure 6).
INT going low indicates that the conversion is completed and the data result is in the output
RD Mode
latch. INT is reset by the rising edge of RD or CS (See Figure 4).
10
GND
Ground
11
VREF(−)
The bottom of resistor ladder, voltage range: GND
≤VREF(−)≤VREF(+)
(1)
12
VREF(+)
The top of resistor ladder, voltage range: VREF(−)≤VREF(+)≤VCC
(1)
13
CS
CS must be low in order for the RD or WR to be recognized by the converter.
14
DB4
TRI-STATE data output—bit 4
15
DB5
TRI-STATE data output—bit 5
16
DB6
TRI-STATE data output—bit 6
17
DB7
TRI-STATE data output—bit 7 (MSB)
Overflow output—If the analog input is higher than the VREF(+), OFL will be low at the end of conversion. It can
18
OFL
be used to cascade 2 or more devices to have more resolution (9, 10-bit). This output is always active and does
not go into TRI-STATE as DB0–DB7 do.
19
NC
No connection
20
VCC
Power supply voltage
(1)
When the input voltage (VIN) at any pin exceeds the power supply rails (VIN < V
or V
IN > V
+) the absolute value of current at that pin
should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply
boundaries with a 1 mA current limit to four.
10
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: ADC0820-N


Аналогичный номер детали - ADC0820BCWMXNOPB

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
ADC0820BCWM NSC-ADC0820BCWM Datasheet
472Kb / 22P
   8-Bit High Speed 關P Compatible A/D Converter with Track/Hold Function
More results

Аналогичное описание - ADC0820BCWMXNOPB

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
ADC0820 NSC-ADC0820 Datasheet
472Kb / 22P
   8-Bit High Speed 關P Compatible A/D Converter with Track/Hold Function
logo
Texas Instruments
ADC0820-N TI1-ADC0820-N Datasheet
604Kb / 25P
[Old version datasheet]   ADC0820 8-Bit High Speed 關P Compatible A/D Converter with Track/Hold Function
logo
National Semiconductor ...
ADC1061 NSC-ADC1061 Datasheet
320Kb / 11P
   10-Bit High-Speed 關P-Compatible A/D Converter with Track/Hold Function
logo
NXP Semiconductors
ADC0820 PHILIPS-ADC0820 Datasheet
107Kb / 14P
   8-Bit, high-speed, mP-compatible A/D converter with track/hold function
August 31, 1994
logo
Maxim Integrated Produc...
ADC0820 MAXIM-ADC0820 Datasheet
261Kb / 6P
   CMOS High Speed 8-Bit A/D Converter with Track/Hold Function
19-0889; Rev 1; 7/96
logo
Analog Devices
AD7821KPZ AD-AD7821KPZ Datasheet
816Kb / 16P
   LC2MOS High Speed, P Compatible 8-Bit ADC with Track/Hold Function
REV. B
AD7821 AD-AD7821_15 Datasheet
816Kb / 16P
   LC MOS High Speed, P Compatible 8-Bit ADC with Track/Hold Function
REV. B
AD7820 AD-AD7820_15 Datasheet
612Kb / 12P
   LC MOS High Speed P Compatible 8 Bit ADC with Track Hold Function
REV. A
AD7820KNZ AD-AD7820KNZ Datasheet
475Kb / 12P
   LC2MOS High Speed UP-Compatible 8-Bit ADC with Track/Hold Function
REV. A
AD7820 AD-AD7820 Datasheet
609Kb / 12P
   LC2MOS HIGH-SPEED uP-COMPATIBLE 8-BIT ADC WITH TRACK/HOLD FUNCTION
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com