поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CD4096BMS датащи(PDF) 4 Page - Intersil Corporation

номер детали CD4096BMS
подробное описание детали  CMOS Gated J-K Master-Slave Flip-Flops
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTERSIL [Intersil Corporation]
домашняя страница  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD4096BMS датащи(HTML) 4 Page - Intersil Corporation

  CD4096BMS Datasheet HTML 1Page - Intersil Corporation CD4096BMS Datasheet HTML 2Page - Intersil Corporation CD4096BMS Datasheet HTML 3Page - Intersil Corporation CD4096BMS Datasheet HTML 4Page - Intersil Corporation CD4096BMS Datasheet HTML 5Page - Intersil Corporation CD4096BMS Datasheet HTML 6Page - Intersil Corporation CD4096BMS Datasheet HTML 7Page - Intersil Corporation CD4096BMS Datasheet HTML 8Page - Intersil Corporation CD4096BMS Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
7-1097
Specifications CD4095BMS, CD4096BMS
Output Current (Source)
IOH15
VDD =15V, VOUT = 13.5V
1, 2
+125oC
-
-2.4
mA
-55oC
-
-4.2
mA
Input Voltage Low
VIL
VDD = 10V, VOH > 9V, VOL < 1V
1, 2
+25oC, +125oC,
-55oC
-3
V
Input Voltage High
VIH
VDD = 10V, VOH > 9V, VOL < 1V
1, 2
+25oC, +125oC,
-55oC
+7
-
V
Propagation Delay
Clock to Output
TPHL
TPLH
VDD = 10V
1, 2, 3
+25oC
-
200
ns
VDD = 15V
1, 2, 3
+25oC
-
150
ns
Propagation Delay
Set or Reset to Output
TPHL
TPLH
VDD = 10V
1, 2, 3
+25oC
-
150
ns
VDD = 15V
1, 2, 3
+25oC
-
100
ns
Transition Time
TTHL
TTLH
VDD = 10V
1, 2, 3
+25oC
-
100
ns
VDD = 15V
1, 2, 3
+25oC
-
80
ns
Maximum Clock Input
Frequency
FCL
VDD = 10V
1, 2, 3
+25oC
8
-
MHz
VDD = 15V
1, 2, 3
+25oC
12
-
MHz
Minimum Set or Reset
Pulse Width
TW
VDD = 5V
1, 2, 3
+25oC
-
200
ns
VDD = 10V
1, 2, 3
+25oC
-
100
ns
VDD = 15V
1, 2, 3
+25oC
-
50
ns
Minimum Data Setup
Time
TS
VDD = 5V
1, 2, 3
+25oC
-
400
ns
VDD = 10V
1, 2, 3
+25oC
-
160
ns
VDD = 15V
1, 2, 3
+25oC
-
100
ns
Minimum Clock Pulse
Width
TW
VDD = 5V
1, 2, 3
+25oC
-
140
ns
VDD = 10V
1, 2, 3
+25oC
-
60
ns
VDD = 15V
1, 2, 3
+25oC
-
40
ns
Maximum Clock Input
Rise or Fall Time
TRCL
TFCL
VDD = 5V
1, 2, 3
+25oC-
15
µs
VDD = 10V
1, 2, 3
+25oC-
5
µs
VDD = 15V
1, 2, 3
+25oC-
5
µs
Input Capacitance
CIN
Any Input
1, 2
+25oC
-
7.5
pF
NOTES:
1. All voltages referenced to device GND.
2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized
on initial design release and upon design changes which would affect these characteristics.
3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX
Supply Current
IDD
VDD = 20V, VIN = VDD or GND
1, 4
+25oC
-
7.5
µA
N Threshold Voltage
VNTH
VDD = 10V, ISS = -10
µA
1, 4
+25oC
-2.8
-0.2
V
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
(Continued)
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX


Аналогичный номер детали - CD4096BMS

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
CD4093 TI-CD4093 Datasheet
574Kb / 12P
[Old version datasheet]   CMOS QUAD 2-INPUT NAND SCHMITT TRIGGERS
logo
Fairchild Semiconductor
CD4093 FAIRCHILD-CD4093 Datasheet
89Kb / 8P
   Quad 2-Input NAND Schmitt Trigger
logo
Texas Instruments
CD4093B TI-CD4093B Datasheet
574Kb / 12P
[Old version datasheet]   CMOS QUAD 2-INPUT NAND SCHMITT TRIGGERS
CD4093B TI1-CD4093B Datasheet
978Kb / 17P
[Old version datasheet]   CMOS Quad 2-Input NAND Schmitt Triggers
logo
Silicon Supplies
CD4093B SS-CD4093B Datasheet
693Kb / 6P
   CMOS High Voltage Logic
More results

Аналогичное описание - CD4096BMS

производительномер деталидатащиподробное описание детали
logo
Micro Electronics
MMC4095 MICRO-ELECTRONICS-MMC4095 Datasheet
153Kb / 5P
   GATED J-K MASTER SLAVE FLIP FLOPS
logo
STMicroelectronics
HCC4095B STMICROELECTRONICS-HCC4095B Datasheet
295Kb / 13P
   GATE J-K MASTER-SLAVE FLIP-FLOPS
logo
Texas Instruments
SN54110 TI-SN54110 Datasheet
169Kb / 3P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT
SN5472 TI-SN5472 Datasheet
124Kb / 4P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
SN5472 TI1-SN5472_14 Datasheet
326Kb / 9P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
logo
IK Semicon Co., Ltd
IN7472 IKSEMICON-IN7472 Datasheet
244Kb / 5P
   AND-Gated J-K Master-Slave Flip- Flops with Reset and Clear
logo
Integral Corp.
IN7472 INTEGRAL-IN7472 Datasheet
242Kb / 5P
   AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
logo
KODENSHI_AUK CORP.
KK7472 KODENSHI-KK7472 Datasheet
259Kb / 5P
   AND-Gated J-K Master-Slave Flip- Flops with Reset and Clear
logo
Texas Instruments
CD4027B TI1-CD4027B_15 Datasheet
1Mb / 27P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
CD4027B TI-CD4027B_07 Datasheet
676Kb / 14P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com