поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

8XC51_8XC52 датащи(PDF) 9 Page - NXP Semiconductors

номер детали 8XC51_8XC52
подробное описание детали  80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V??.5 V), lowpower, high speed (33 MHz), 128/256 B RAM
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

8XC51_8XC52 датащи(HTML) 9 Page - NXP Semiconductors

Back Button 8XC51_8XC52_15 Datasheet HTML 5Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 6Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 7Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 8Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 9Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 10Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 11Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 12Page - NXP Semiconductors 8XC51_8XC52_15 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 38 page
background image
Philips Semiconductors
Product specification
80C51/87C51/80C52/87C52
80C51 8-bit microcontroller family
4 K/8 K OTP/ROM low voltage (2.7 V–5.5 V),
low power, high speed (33 MHz), 128/256 B RAM
2000 Aug 07
9
OSCILLATOR CHARACTERISTICS
XTAL1 and XTAL2 are the input and output, respectively, of an
inverting amplifier. The pins can be configured for use as an on-chip
oscillator, as shown in the logic symbol.
To drive the device from an external clock source, XTAL1 should be
driven while XTAL2 is left unconnected. There are no requirements
on the duty cycle of the external clock signal, because the input to
the internal clock circuitry is through a divide-by-two flip-flop.
However, minimum and maximum high and low times specified in
the data sheet must be observed.
Reset
A reset is accomplished by holding the RST pin high for at least two
machine cycles (24 oscillator periods), while the oscillator is running.
To insure a good power-up reset, the RST pin must be high long
enough to allow the oscillator time to start up (normally a few
milliseconds) plus two machine cycles.
Stop Clock Mode
The static design enables the clock speed to be reduced down to
0 MHz (stopped). When the oscillator is stopped, the RAM and
Special Function Registers retain their values. This mode allows
step-by-step utilization and permits reduced system power
consumption by lowering the clock frequency down to any value. For
lowest power consumption the Power Down mode is suggested.
Idle Mode
In idle mode (see Table 2), the CPU puts itself to sleep while all of
the on-chip peripherals stay active. The instruction to invoke the idle
mode is the last instruction executed in the normal operating mode
before the idle mode is activated. The CPU contents, the on-chip
RAM, and all of the special function registers remain intact during
this mode. The idle mode can be terminated either by any enabled
interrupt (at which time the process is picked up at the interrupt
service routine and continued), or by a hardware reset which starts
the processor in the same manner as a power-on reset.
Power-Down Mode
To save even more power, a Power Down mode (see Table 2) can
be invoked by software. In this mode, the oscillator is stopped and
the instruction that invoked Power Down is the last instruction
executed. The on-chip RAM and Special Function Registers retain
their values down to 2.0 V and care must be taken to return VCC to
the minimum specified operating voltages before the Power Down
Mode is terminated.
For the 87C51 and 80C51 either a hardware reset or external
interrupt can be used to exit from Power Down. Reset redefines all
the SFRs but does not change the on-chip RAM. An external
interrupt allows both the SFRs and the on-chip RAM to retain their
values. WUPD (AUXR1.3–Wakeup from Power Down) enables or
disables the wakeup from power down with external interrupt.
Where:
WUPD = 0 Disable
WUPD = 1 Enable
To properly terminate Power Down the reset or external interrupt
should not be executed before VCC is restored to its normal
operating level and must be held active long enough for the
oscillator to restart and stabilize (normally less than 10 ms).
With an external interrupt, INT0 or INT1 must be enabled and
configured as level-sensitive. Holding the pin low restarts the
oscillator but bringing the pin back high completes the exit. Once the
interrupt is serviced, the next instruction to be executed after RETI
will be the one following the instruction that put the device into
Power Down.
LPEP
The eprom array contains some analog circuits that are not required
when VCC is less than 4 V, but are required for a VCC greater than
4 V. The LPEP bit (AUXR.4), when set, will powerdown these analog
circuits resulting in a reduced supply current. This bit should be set
ONLY for applications that operate at a VCC less than 4 V.
Design Consideration
When the idle mode is terminated by a hardware reset, the device
normally resumes program execution, from where it left off, up to
two machine cycles before the internal reset algorithm takes
control. On-chip hardware inhibits access to internal RAM in this
event, but access to the port pins is not inhibited. To eliminate the
possibility of an unexpected write when Idle is terminated by
reset, the instruction following the one that invokes Idle should not
be one that writes to a port pin or to external memory.
ONCE
™ Mode
The ONCE (“On-Circuit Emulation”) Mode facilitates testing and
debugging of systems without the device having to be removed from
the circuit. The ONCE Mode is invoked by:
1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.
While the device is in ONCE Mode, the Port 0 pins go into a float
state, and the other port pins and ALE and PSEN are weakly pulled
high. The oscillator circuit remains active. While the device is in this
mode, an emulator or test CPU can be used to drive the circuit.
Normal operation is restored when a normal reset is applied.
Table 2. External Pin Status During Idle and Power-Down Modes
MODE
PROGRAM MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
Idle
Internal
1
1
Data
Data
Data
Data
Idle
External
1
1
Float
Data
Address
Data
Power-down
Internal
0
0
Data
Data
Data
Data
Power-down
External
0
0
Float
Data
Data
Data


Аналогичный номер детали - 8XC51_8XC52_15

производительномер деталидатащиподробное описание детали
logo
NXP Semiconductors
8XC51FA PHILIPS-8XC51FA Datasheet
355Kb / 56P
   80C51 8-bit microcontroller family 8K-4K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)
2000 Aug 07
8XC51FA PHILIPS-8XC51FA Datasheet
348Kb / 55P
   8-bit CMOS (low voltage, low power and high speed) microcontroller families
1999 Apr 01
8XC51FB PHILIPS-8XC51FB Datasheet
233Kb / 58P
   Low power single card reader
2003 Oct 30
8XC51FB PHILIPS-8XC51FB Datasheet
355Kb / 56P
   80C51 8-bit microcontroller family 8K-4K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)
2000 Aug 07
8XC51FB PHILIPS-8XC51FB Datasheet
348Kb / 55P
   8-bit CMOS (low voltage, low power and high speed) microcontroller families
1999 Apr 01
More results

Аналогичное описание - 8XC51_8XC52_15

производительномер деталидатащиподробное описание детали
logo
NXP Semiconductors
P80C31SBAA PHILIPS-P80C31SBAA Datasheet
263Kb / 38P
   80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V??.5 V)
2000 Aug 07
80C31 NXP-80C31 Datasheet
238Kb / 32P
   80C51 8-bit microcontroller family 128/256 byte RAM ROMless low voltage (2.7 V–5.5 V), low power, high speed (33 MHz)
2000 Aug 07
8XC54_51FX_51RX PHILIPS-8XC54_51FX_51RX_15 Datasheet
371Kb / 56P
   80C51 8-bit microcontroller family 8K??4K/256??K OTP/ROM/ROMless, low voltage (2.7V??.5V), low power, high speed (33 MHz)
2000 Aug 07
P87C654X2 PHILIPS-P87C654X2 Datasheet
497Kb / 88P
   80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
2004 Apr 20
P83C654X2 NXP-P83C654X2 Datasheet
501Kb / 88P
   80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
2004 Apr 20
80C51 PHILIPS-80C51 Datasheet
350Kb / 38P
   80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless low voltage 2.7V.5.5V, low power, high speed 33 MHz
2000 Jan 20
P87C51X2BBD157 PHILIPS-P87C51X2BBD157 Datasheet
409Kb / 62P
   80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
2003 Jan 24
80C31X2 PHILIPS-80C31X2 Datasheet
380Kb / 62P
   80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP 128B/256B RAM low voltage 2.7 to 5.5 V, low power, high speed 30/33 MHz
2003 Jan 24
P83C660X2 NXP-P83C660X2 Datasheet
572Kb / 102P
   80C51 8-bit microcontroller family 16KB OTP/ROM, 512B RAM low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I2C interfaces
2003 Oct 02
P80C31X2 NXP-P80C31X2 Datasheet
408Kb / 62P
   80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP 128B/256B RAM low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
2003 Jan 24
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com