 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
STC5420 датащи(PDF) 7 Page - Connor-Winfield Corporation |
|
||||||||||||||||||||||||||||||
STC5420 датащи(HTML) 7 Page - Connor-Winfield Corporation |
|
|
7 / 70 page  Page 7 of 70 Rev:2.0 Date: September 28, 2011 © Copyright the Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC5420 Synchronous Clock for SETS Data sheet REF12_N 43 I Differential reference input 12 negative(LVPECL/LVDS) CLK1_P 34 O Clock output CLK1 positive. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G1 LVPECL or LVDS CLK1_N 35 O Clock output CLK1 negative, 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G1 LVPECL or LVDS CLK2_P 36 O Clock output CLK2 positive. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G2 LVPECL or LVDS CLK2_N 37 O Clock output CLK2 negative. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G2 LVPECL or LVDS CLK3 88 O Clock output CLK3. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G3 or Synthe- sizer GT4 (T4); 2kHz, 8kHz or proprietary composite signal from Synthesizer F. LVCMOS. CLK4 89 O Clock output CLK4. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G4 or Synthe- sizer GT4 (T4); 2kHz, 8kHz or proprietary composite signal from Synthesizer F. LVCMOS. CLK5 90 O Clock output CLK5. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G5, or Synthe- sizer GT4(T4); 2kHz, 8kHz or proprietary composite signal from Synthesizer F. LVCMOS. CLK6 93 O Clock output CLK6. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G6 or Synthe- sizer GT4 (T4); 2kHz, 8kHz, or proprietary composite signal from Synthesizer F. LVCMOS. CLK7 94 O Clock output CLK7. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G7 or Synthe- sizer GT4 (T4); 2kHz, 8kHz, or proprietary composite signal from Synthesizer F. LVCMOS. CLK8 95 O Clock output CLK8. 1MHz to 156.25MHz, in 1kHz steps, from Synthesizer G8 or Synthe- sizer GT4 (T4); 2kHz, 8kHz, or proprietary composite signal from Synthesizer F. LVCMOS. CLK8K 30 O 8kHz frame pulse signal, 50% duty cycle or programmable pulse width (T0) CLK2K 31 O 2kHz frame pulse signal, 50% duty cycle or programmable pulse width (T0) SRCSW 18 I Hard-wired manual reference pre-selection MPU_MODE0 60 I Bus interface: Intel, Motorola, Multiplex, SPI MPU_MODE1 59 I MPU_MODE2 58 I CS 70 I SPI bus chip select WR 71 I Write access for Intel, Motorola and Multiplex bus interface RD 72 I Read access for Intel and Multiplex bus interface ALE/SCLK 73 I ALE: Address latch enable for Multiplex bus interface SCLK: Clock edge selection for SPI RDY 75 O Ready/Data Acknowledge for Intel, Motorola and Multiplex bus interface Table 1: Pin Description Pin Name Pin # I/O Description |
Аналогичный номер детали - STC5420 |
|
Аналогичное описание - STC5420 |
|
|
ссылки URL |
| Конфиденциальность |
| ALLDATASHEETRU.COM |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
