TL331-Q1

www.ti.com

SLVS969C – OCTOBER 2009 – REVISED AUGUST 2013

THERMAL INFORMATION

TL331-Q1

DBV

UNIT

5 PINS

218.3

°C/W

87.3

°C/W

44.9

°C/W

4.3

°C/W

44.1

°C/W

N/A

°C/W

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3)

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-

standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4)

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB

temperature, as described in JESD51-8.

(5)

The junction-to-top characterization parameter,

from the simulation data for obtaining

(6)

The junction-to-board characterization parameter,

from the simulation data for obtaining

(7)

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific

JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Spacer

ELECTRICAL CHARACTERISTICS

PARAMETER

MIN

TYP

MAX

UNIT

25°C

2

5

Input offset voltage

mV

–40°C to 125°C

9

25°C

5

50

Input offset current

nA

–40°C to 125°C

250

25°C

–25

–250

Input bias current

nA

–40°C to 125°C

–400

25°C

Common-mode input voltage

V

–40°C to 125°C

Large-signal differential-voltage

25°C

50

200

V/mV

amplification

25°C

0.1

50

nA

High-level output current

–40°C to 125°C

1

μA

25°C

150

400

Low-level output voltage

mV

–40°C to 125°C

700

Low-level output current

25°C

6

mA

Supply current

25°C

0.4

0.7

mA

(1)

All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(2)

The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-

SWITCHING CHARACTERISTICS

PARAMETER

TEST CONDITIONS

TYP

UNIT

100-mV input step with 5-mV overdrive

1.3

Response time

(1) (2)

μs

TTL-level input step

0.3

(1)

(2)

The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

Copyright © 2009–2013, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TL331-Q1