поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SI4742 датащи(PDF) 9 Page - Silicon Laboratories

номер детали SI4742
подробное описание детали  Si474X ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SILABS [Silicon Laboratories]
домашняя страница  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI4742 датащи(HTML) 9 Page - Silicon Laboratories

Back Button SI4742 Datasheet HTML 5Page - Silicon Laboratories SI4742 Datasheet HTML 6Page - Silicon Laboratories SI4742 Datasheet HTML 7Page - Silicon Laboratories SI4742 Datasheet HTML 8Page - Silicon Laboratories SI4742 Datasheet HTML 9Page - Silicon Laboratories SI4742 Datasheet HTML 10Page - Silicon Laboratories SI4742 Datasheet HTML 11Page - Silicon Laboratories SI4742 Datasheet HTML 12Page - Silicon Laboratories SI4742 Datasheet HTML 13Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
AN400
Rev. 0.5
9
2.5. Si474x 4x4 mm Design Checklist
The following design checklist summarizes the guidelines presented in this section:
Place bypass caps C1, C6, and C18 (for VDD) and C13, C17, and C19 (for VIO) as close as possible to the
supply and ground pins.
Place a VIA connecting C1, C6, and C18 (for VDD) and C13, C17, and C19 (for VIO) such that the cap is
between the Si47xx and the VIA.
Route a wide, low-inductance return current path from the C1, C6, C13, C17, C18, and C19 to the Si47xx GND
pins.
Place resistor R16 as close to DOUT pin 17 as possible.
Place the series termination resistors, R12, R14, R21, R24, R26, R29, and R30 as close to the host controller
as possible.
Place the pull-up/pull-down resistors, R2, R13, R22, and R23, as close to the DFS (pin 18) and RCLK (pin 11)
as possible.
Place shunt cap C2 from DFS to gnd and as close to DFS (pin 18) as possible.
Place a ground plane under the device as shown in Figure 4, “Two-Layer Stackup”.
Place a local ground plane directly under the device for designs in which a continuous ground plane is not
possible.
Route all traces to minimize inductive and capacitive coupling by keeping digital traces away from analog and
RF traces, minimizing trace length, minimizing parallel trace runs, and keeping current loops small.
Route digital traces on the opposite side of the chip. Place stitching VIAs around digital traces to minimize
current loop areas.
Route digital traces RSTb, SENb, SCLK, SDIO, RCLK, DOUT, DFS, and DCLK away from and orthogonal to
RF traces to minimize digital noise coupling onto RF traces.
Choose DCLK and RCLK frequencies that fall above the AM band. Ensure that timing requirements are met for
both RCLK and DCLK with higher frequencies. Refer to “AN332: Si47xx Programming Guide” for timing
requirements.
Route all GND (including RFGND) pins to the ground pad. The ground pad should be connected to the ground
plane using multiple VIAs to minimize ground potential differences.
Route power to the Si474x by trace, ensuring that each trace is rated to handle the required current.
Do not route signal traces on the ground layer directly under the Si474x.
Do not route signal traces under the Si474x without a ground plane between the Si474x and signal trace.
Do not route digital or RF traces over breaks in the ground plane.
If the design is flexible to have more than two layers, put the GND plane between RF signals and digital signals.
Another improvement would be to put the digital signals between two GND planes.
Do not route digital signals or reference clock traces near VCO pins 22 and 23 or LOUT/ROUT output pins 15
and 16.
Do not route VCO pins 22 and 23 (NC). These pins must be left floating to guarantee proper operation.
Do not route pin 24 (NC). This pin must be left floating to guarantee proper operation.
Do not route pin 4 (NC). This pin must be left floating to guarantee proper operation.
Flood the primary and secondary layers with ground and place stitching VIAs.
Place the Si474x close to the antenna(s) to minimize antenna trace length and capacitance and inductive and
capacitive coupling. This recommendation must be followed for optimal device performance.
Route the antenna trace over an unobstructed ground plane to minimize antenna loop area and inductive
coupling.
Design, Place, and Route other circuits such that radiation in the band of interest is minimized.
Tie unused pin(s) to GND, but do not tie No Connect (NC) or unused GPO pins to GND.


Аналогичный номер детали - SI4742

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
SI4742 SILABS-SI4742 Datasheet
66Kb / 2P
   Automotive AM/FM Radio Receiver
SI4742 SILABS-SI4742 Datasheet
3Mb / 302P
   Si47XX PROGRAMMING GUIDE
SI4742 SILABS-SI4742 Datasheet
2Mb / 68P
   Si470X/1X/2X/3X/4X EVALUATION BOARD TEST PROCEDURE
Si4742 SILABS-Si4742 Datasheet
9Mb / 164P
   Thank you for purchasing the Silicon Laboratories
More results

Аналогичное описание - SI4742

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
AN383 SILABS-AN383 Datasheet
1Mb / 69P
   Si47XX ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN350 SILABS-AN350 Datasheet
1Mb / 8P
   Si4708/09 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN738 SILABS-AN738 Datasheet
1Mb / 37P
   Si4825/36-A ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN555 SILABS-AN555 Datasheet
1Mb / 38P
   Si483X-B/Si4820/24 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN602 SILABS-AN602 Datasheet
1Mb / 38P
   Si4822/26/27/40/44 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
logo
Wolfson Microelectronic...
WM7210-1702-MS5-M-REV1 WOLFSON-WM7210-1702-MS5-M-REV1 Datasheet
167Kb / 8P
   Schematic and Layout
logo
Fairchild Semiconductor
AN-5061 FAIRCHILD-AN-5061 Datasheet
129Kb / 4P
   Layout Guidelines
logo
Silicon Laboratories
AN644 SILABS-AN644 Datasheet
1Mb / 15P
   Si477X LAYOUT GUIDELINES
logo
Fairchild Semiconductor
AN-1577 FAIRCHILD-AN-1577 Datasheet
622Kb / 6P
   SG1577A Layout Guidelines
logo
Texas Instruments
TLV320AIC24 TI-TLV320AIC24 Datasheet
983Kb / 53P
[Old version datasheet]   Layout and Grounding Guidelines for TLV320AIC2x
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com