поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DAC39J84IAAV датащи(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
номер детали DAC39J84IAAV
подробное описание детали  Digital-to-Analog Converter
Download  149 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

DAC39J84IAAV датащи(HTML) 5 Page - Texas Instruments

  DAC39J84IAAV Datasheet HTML 1Page - Texas Instruments DAC39J84IAAV Datasheet HTML 2Page - Texas Instruments DAC39J84IAAV Datasheet HTML 3Page - Texas Instruments DAC39J84IAAV Datasheet HTML 4Page - Texas Instruments DAC39J84IAAV Datasheet HTML 5Page - Texas Instruments DAC39J84IAAV Datasheet HTML 6Page - Texas Instruments DAC39J84IAAV Datasheet HTML 7Page - Texas Instruments DAC39J84IAAV Datasheet HTML 8Page - Texas Instruments DAC39J84IAAV Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 149 page
background image
DAC39J84
www.ti.com
SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015
Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NUMBER
CML SerDes interface lane 3 input, negative, expected to be AC coupled. It can be left open if
RX3N
M2
I
not used.
CML SerDes interface lane 4 input, positive, expected to be AC coupled. It can be left open if
RX4P
F1
I
not used.
CML SerDes interface lane 4 input, negative, expected to be AC coupled. It can be left open if
RX4N
E1
I
not used.
CML SerDes interface lane 5 input, positive, expected to be AC coupled. It can be left open if
RX5P
C1
I
not used.
CML SerDes interface lane 5 input, negative, expected to be AC coupled. It can be left open if
RX5N
D1
I
not used.
CML SerDes interface lane 6 input, positive, expected to be AC coupled. It can be left open if
RX6P
B1
I
not used.
CML SerDes interface lane 6 input, negative, expected to be AC coupled. It can be left open if
RX6N
A1
I
not used.
CML SerDes interface lane 7 input, positive, expected to be AC coupled. It can be left open if
RX7P
A3
I
not used.
CML SerDes interface lane 7 input, negative, expected to be AC coupled. It can be left open if
RX7N
A2
I
not used.
LVPECL SYSREF positive input with Vcm = 0.5V. This positive/negative pair is captured with
the rising edge of DACCLKP/N. It is used for JESD204B Subclass 1 deterministic latency and
SYSREFP
A7
I
multiple DAC synchronization, which can be periodic or pulsed. If not used, it is self-biased with
100mV differential at Vcm = 0.5V.
SYSREFN
A6
I
LVPECL SYSREF negative input with Vcm = 0.5V. (See the SYSREFP description)
SCLK
L9
I
Serial interface clock. Internal pull-down. It can be left open if not used.
Active low serial data enable, always an input to the DAC39J84. Internal pull-up. It can be left
SDENB
M9
I
open if not used.
Serial interface data. Bi-directional in 3-pin mode (default) and 4-pin mode. Internal pull-down.
SDIO
L10
I/O
It can be left open if not used.
Uni-directional serial interface data in 4-pin mode. The SDO pin is tri-stated in 3-pin interface
SDO
M10
O
mode (default). It can be left open if not used.
Active high asynchronous hardware power-down input. Internal pull-down. It can be left open if
SLEEP
M8
I
not used.
SYNCBP
B7
O
Synchronization request to transmitter, LVDS positive output. It can be left open if not used.
SYNCBN
B6
O
Synchronization request to transmitter, LVDS negative output. It can be left open if not used.
Synchronization request to transmitter, CMOS output. Defaults to link 0, but can be
SYNC_N_AB
L6
O
programmable for any link. It can be left open if not used.
Synchronization request to transmitter, CMOS output. Defaults to link 1, but can be
SYNC_N_CD
L7
O
programmable for any link. It can be left open if not used.
TCLK
K4
I
JTAG test clock. It can be left open if not used.
TDI
L5
I
JTAG test data in. It can be left open if not used.
TDO
M5
O
JTAG test data out. It can be left open if not used.
TMS
L4
I
JTAG test mode select. It can be left open if not used.
JTAG test reset. Must be tied to GND to hold the JTAG state machine status reset if the JTAG
TRSTB
J3
I
port is not used.
To enable analog output data transmission, set sif_txenable in register config3 to “1” or pull
CMOS TXENABLE pin to high. Transmit enable active high input. Internal pull-down. To
TXENABLE
K5
I
disable analog output, set sif_txenable to “0” and pull CMOS TXENABLE pin to low. The DAC
output is forced to midscale. It can be left open if not used.
TESTMODE
K3
O
This pin is used for factory testing. Internal pull-down. It can be left open if not used.
D10, E10, H10,
VDDADAC33
I
Analog supply voltage. (3.3V)
J10,
VDDAPLL18
B10, B9
I
PLL analog supply voltage. (1.8V)
VDDAREF18
C10, K10
I
Analog reference supply voltage (1.8V)
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DAC39J84


Аналогичный номер детали - DAC39J84IAAV

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
DAC39J84IAAV TI-DAC39J84IAAV Datasheet
2Mb / 146P
[Old version datasheet]   DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
DAC39J84IAAVR TI-DAC39J84IAAVR Datasheet
2Mb / 146P
[Old version datasheet]   DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
More results

Аналогичное описание - DAC39J84IAAV

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TL505C TI-TL505C Datasheet
316Kb / 7P
[Old version datasheet]   ANALOG-TO-DIGITAL CONVERTER
ADS820 TI1-ADS820_13 Datasheet
409Kb / 20P
[Old version datasheet]   ANALOG-TO-DIGITAL CONVERTER
PCM2702 TI1-PCM2702_09 Datasheet
427Kb / 17P
[Old version datasheet]   DIGITAL-TO-ANALOG CONVERTER
PCM4201 TI1-PCM4201_16 Datasheet
847Kb / 26P
[Old version datasheet]   Analog-to-Digital Converter
PCM4204 TI1-PCM4204_16 Datasheet
1Mb / 38P
[Old version datasheet]   Analog-to-Digital Converter
ADS7821 TI1-ADS7821 Datasheet
201Kb / 11P
[Old version datasheet]   ANALOG-to-DIGITAL CONVERTER
ADS7805 TI1-ADS7805 Datasheet
949Kb / 20P
[Old version datasheet]   ANALOG-to-DIGITAL CONVERTER
ADS7809 TI1-ADS7809 Datasheet
1Mb / 20P
[Old version datasheet]   ANALOG-TO-DIGITAL CONVERTER
PCM1741 TI1-PCM1741_08 Datasheet
496Kb / 24P
[Old version datasheet]   DIGITAL-TO-ANALOG CONVERTER
PCM1718E TI1-PCM1718E_15 Datasheet
347Kb / 14P
[Old version datasheet]   DIGITAL-TO-ANALOG CONVERTER
PCM1728 TI1-PCM1728_15 Datasheet
328Kb / 16P
[Old version datasheet]   DIGITAL-TO-ANALOG CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com