AD6635 datasheet(5/60 Pages) AD

номер детали	AD6635

подробное описание детали	4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)

Download	60 Pages

Scroll/Zoom	100%

производитель	AD [Analog Devices]

домашняя страница	http://www.analog.com

Logo

5 / 60 page

REV. 0

AD6635

–5–

ARCHITECTURE

Each channel of the AD6635 has four signal processing stages:

a Frequency Translator, a second-order Resampling Cascaded

Integrator Comb FIR Filter (rCIC2), a fifth-order Cascaded

Integrator Comb FIR Filter (CIC5), and a RAM Coefficient

FIR Filter (RCF). Multiple modes are supported for clocking

data into and out of the chip, and for providing flexibility for inter-

facing to a wide variety of digitizers. Programming and control is

accomplished via serial and/or microprocessor interfaces.

Frequency translation is accomplished with a 32-bit complex

Numerically Controlled Oscillator (NCO). Real data entering

this stage is separated into inphase (I) and quadrature (Q) com-

ponents by multiplying with the complex NCO word. This stage

translates the input signal from a digital intermediate frequency

(IF) to digital baseband. Phase and amplitude dither may be

enabled on-chip to improve spurious performance of the NCO.

A phase-offset word is available to create a known phase rela-

tionship between multiple AD6635s or between channels.

Following frequency translation is a fixed coefficient, high speed,

second-order, Resampling Cascade Integrator Comb (rCIC2) filter

that reduces the sample rate based on the ratio between the deci-

mation and interpolation registers.

The next stage is a fifth-order Cascaded Integrator Comb (CIC5)

filter whose response is defined by the decimation rate. The pur-

pose of these filters is to reduce the data rate to the final filter stage

(RCF), so that it can calculate more taps for the same RCF band-

width. The CIC5 filter has better antialiasing (filtering) compared

to rCIC2. In light of this, the user is advised to use this filter only if

resampling is required or if the required decimation cannot be

handled by CIC5 alone.

The final stage is a sum-of-products FIR filter with program-

mable 20-bit coefficients, and decimation rates programmable

from 1 to 256 (1 to 32 in practice). The RAM Coefficient FIR

Filter (RCF) can handle a maximum of 160 taps.

The data coming out of the RCF can be sent to output ports or

to an interleaver. This section can interleave data from more

than one channel. One carrier can be processed using more than

one channel and the interleaver will interleave the data back into

the output section. This way, processing power from more than

one channel can be used for one carrier.

The interleaved data is sent into a fixed coefficient half-band

interpolation filter where data is interpolated by a factor of two.

Digital AGC following the half-band filter has a gain range of

96.3 dB. This AGC section is completely programmable in

terms of its response. Four each of half-band filters and AGCs

are present in the AD6635, as shown in the Functional Block

Diagram. These half-band filters and AGC sections can be

bypassed independent of each other.

The overall filter response for the AD6635 is the composite of

all decimating and interpolating stages. Each successive filter

stage is capable of narrower transition bandwidths, but requires

a greater number of CLK cycles to calculate the output. More

decimation in the first filter stage will minimize overall power

consumption. Each independent filter stage can be bypassed in

a unique way. Data from the chip is interfaced to the DSP via

either a high speed parallel port or a TigerSHARC compatible

link port. Each output can be independently configured to use

either the parallel port or the link port.

Figure 1 illustrates the tuning function of the AD6635 NCOs to

select and filter a single channel from a wide input spectrum.

The frequency translator “tunes” the desired carrier to base-

band. Figure 2 shows the combined filter response of the rCIC2,

CIC5, and RCF filters for a sample filter configuration.

Аналогичный номер детали - AD6635

производитель	номер детали	датащи	подробное описание детали
Analog Devices	AD6635	805Kb / 60P	4-Channel, 80 MSPS WCDMA Receive Signal Processor REV. 0

More results

Аналогичное описание - AD6635

производитель	номер детали	датащи	подробное описание детали
Analog Devices	AD6634	925Kb / 52P	80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) REV. 0
	AD6635	805Kb / 60P	4-Channel, 80 MSPS WCDMA Receive Signal Processor REV. 0
	AD6634	931Kb / 52P	80 MSPS, Dual-Channel WCDMA Receive Signal Processor REV. 0
	AD6624	509Kb / 40P	Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) REV. B
	AD6624A	636Kb / 40P	Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) REV. 0
	AD6624	566Kb / 40P	Four-Channel, 80 MSPS Digital Receive Signal Processor REV. B
	AD6624A	642Kb / 40P	Four-Channel, 100 MSPS Digital Receive Signal Processor REV. 0
	AD6620ASZ	374Kb / 44P	67 MSPS Digital Receive Signal Processor REV. A
	AD6620	354Kb / 43P	65 MSPS Digital Receive Signal Processor REV. 0
	AD6620	399Kb / 44P	67 MSPS Digital Receive Signal Processor REV. A

More results

AD6635 датащи(PDF) 5 Page - Analog Devices

AD6635 датащи(HTML) 5 Page - Analog Devices

Аналогичный номер детали - AD6635

Аналогичное описание - AD6635

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL