поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SN74SSTVF16857 датащи(PDF) 5 Page - Texas Instruments

номер детали SN74SSTVF16857
подробное описание детали  14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

SN74SSTVF16857 датащи(HTML) 5 Page - Texas Instruments

  SN74SSTVF16857_09 Datasheet HTML 1Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 2Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 3Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 4Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 5Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 6Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 7Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 8Page - Texas Instruments SN74SSTVF16857_09 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
SN74SSTVF16857
14BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES411B – AUGUST 2002 – REVISED APRIL 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
VCC = 2.5 V
± 0.2 V†
VCC = 2.6 V
± 0.1 V†
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
250
250
MHz
tw
Pulse duration, CLK, CLK high or low
2
2
ns
tact
Differential inputs active time (see Note 5)
22
22
ns
tinact
Differential inputs inactive time (see Note 6)
22
22
ns
t
Set p time
Fast slew rate (see Notes 7 and 9)
Dt bf
CLK
↑ CLK↓
0.75
0.75
ns
tsu
Setup time
Slow slew rate (see Notes 8 and 9)
Data before CLK
↑, CLK↓
0.9
0.9
ns
th
Hold time
Fast slew rate (see Notes 7 and 9)
Data after CLK
↑ CLK↓
0.75
0.75
ns
th
Hold time
Slow slew rate (see Notes 8 and 9)
Data after CLK
↑, CLK↓
0.9
0.9
ns
† For this test condition, VDDQ always is equal to VCC.
NOTES:
5. VREF must be held at a valid input level and data inputs must be held low for a minimum time of tact max, after RESET is taken high.
6. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
low.
7. For data signal input slew rate
≥1 V/ns.
8. For data signal input slew rate
≥0.5 V/ns and <1 V/ns.
9. CLK, CLK signals input slew rates are
≥1 V/ns.
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.5 V
± 0.2 V†
VCC = 2.6 V
± 0.1 V†
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
UNIT
fmax
250
250
MHz
tpd‡
CLK and CLK
Q
1.1
2.6
1.1
2.6
ns
tPHL
RESET
Q
5
5
ns
† For this test condition, VDDQ always is equal to VCC.
‡ Single bit switching


Аналогичный номер детали - SN74SSTVF16857_09

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74SSTVF16857GR TI-SN74SSTVF16857GR Datasheet
170Kb / 10P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16857VR TI-SN74SSTVF16857VR Datasheet
170Kb / 10P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
More results

Аналогичное описание - SN74SSTVF16857_09

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74SSTVF16857 TI-SN74SSTVF16857 Datasheet
170Kb / 10P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTV16857 TI-SN74SSTV16857 Datasheet
156Kb / 9P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
logo
Hitachi Semiconductor
HD74SSTV16857 HITACHI-HD74SSTV16857 Datasheet
138Kb / 15P
   1:1 14-bit SSTL-2 Registered Buffer
logo
Integrated Device Techn...
IDT74SSTVF16857 IDT-IDT74SSTVF16857 Datasheet
67Kb / 6P
   14-BIT REGISTERED BUFFER WITH SSTL I/O
IDT74SSTVF16857 IDT-IDT74SSTVF16857_07 Datasheet
72Kb / 6P
   14-BIT REGISTERED BUFFER WITH SSTL I/O
logo
Texas Instruments
SN74SSTVF16859 TI1-SN74SSTVF16859_17 Datasheet
897Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI1-SN74SSTVF16859_16 Datasheet
683Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_16 Datasheet
663Kb / 15P
[Old version datasheet]   3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
logo
Renesas Technology Corp
IDT74SSTVF16857 RENESAS-IDT74SSTVF16857 Datasheet
246Kb / 7P
   14-BIT REGISTERED BUFFER WITH SSTL I/O
JUNE 2003
logo
Texas Instruments
SN74SSTV16859 TI1-SN74SSTV16859_17 Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com