 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TL16C752D-Q1 датащи(PDF) 4 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TL16C752D-Q1 датащи(HTML) 4 Page - Texas Instruments |
|
|
4 / 56 page  4 TL16C752D SLLSEN8B – SEPTEMBER 2015 – REVISED MARCH 2016 www.ti.com Product Folder Links: TL16C752D Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated Pin Functions (continued) PIN I/O DESCRIPTION NAME TQFP DTRA, DTRB 34, 35 O Data terminal ready (active low). These outputs are associated with individual UART channels A through B. A low on these pins indicates that the TL16C752D is powered on and ready. These pins can be controlled through the modem control register. Writing a 1 to MCR[0] sets the DTR output to low, enabling the modem. The output of these pins is high after writing a 0 to MCR[0], or after a reset. These pins can also be used in the RS-485 mode to control an external RS-485 driver or transceiver. GND 17 Pwr Power signal and power ground INTA, INTB 30, 29 O Interrupt A and B (active high). These pins provide individual channel interrupts, INTA-B. INTA-B are enabled when MCR[3] is set to a 1, interrupts are enabled in the interrupt enable register (IER) and when an interrupt condition exists. Interrupt conditions include: receiver errors, available receiver buffer data, transmit buffer empty, or when a modem status flag is detected. INTA-B are in the high- impedance state after reset. IOR 19 I Read input (active low strobe). A valid low level on IOR loads the contents of an internal register defined by address bits A0 through A2 onto the TL16C752D device data bus (D0 through D7) for access by an external CPU. IOW 15 I Write input (active low strobe). A valid low level on IOW transfers the contents of the data bus (D0 through D7) from the external CPU to an internal register that is defined by address bits A0 through A2. NC 12, 24, 35, 37 No internal connection OPA, OPB 32, 9 O User defined outputs. This function is associated with individual channels A and B. The state of these pins is defined by the user through the software settings of the MCR register, bit 3. INTA-B are set to active mode and OP to a logic 0 when the MCR-3 is set to a logic 1. INTA-B are set to the 3-state mode and OP to a logic 1 when MCR-3 is set to a logic 0. See bit 3, modem control register (MCR bit 3). The output of these two pins is high after reset. RESET 36 I Reset. RESET resets the internal registers and all the outputs. The UART transmitter output and the receiver input are disabled during reset time. For initialization details, see TL16C752D device external reset conditions. RESET is an active high input. RIA, RIB, 41, 21 I Ring indicator (active low). These inputs are associated with individual UART channels A and B. A logic low on these pins indicates the modem has received a ringing signal from the telephone line. A low-to-high transition on these input pins generates a modem status interrupt, if enabled. The state of these inputs is reflected in the modem status register (MSR). RTSA, RTSB 33, 22 O Request to send (active low). These outputs are associated with individual UART channels A and B. A low on the RTS pins indicates the transmitter has data ready and waiting to send. Writing a 1 in the modem control register (MCR[1]) sets these pins to low, indicating data is available. After a reset, these pins are set to 1. These pins only affect the transmit and receive operation when auto-RTS function is enabled through the enhanced feature register (EFR[6]), for hardware flow control operation. RXA, RXB 5, 4 I Receive data input. These inputs are associated with individual serial channel data to the TL16C752D device. During the local loopback mode, these RX input pins are disabled and TX data is internally connected to the UART RX input internally. During normal mode, RXn should be held high when no data is being received. These inputs also can be used in IrDA mode. For more information, see IrDA Overview. RXRDYA, RXRDYB 31, 18 O Receive ready (active low). RXRDYA and RXRDYB go low when the trigger level has been reached or a timeout interrupt occurs. They go high when the RX FIFO is empty or there is an error in RX FIFO. TXA, TXB, 7, 8 O Transmit data. These outputs are associated with individual serial transmit channel data from the TL16C752D device. During the local loopback mode, the TX input pin is disabled and TX data is internally connected to the UART RX input. TXRDYA, TXRDYB 43, 6 O Transmit ready (active low). TXRDYA and TXRDYB go low when there are a trigger level number of spares available. They go high when the TX buffer is full. VCC 42 PWR Power supply inputs XTAL1 13 I Crystal or external clock input. XTAL1 functions as a crystal input or as an external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 23). Alternatively, an external clock can be connected to XTAL1 to provide custom data rates. XTAL2 14 O Output of the crystal oscillator or buffered clock. See also XTAL1. XTAL2 is used as a crystal oscillator output or buffered clock output. |
Аналогичный номер детали - TL16C752D-Q1 |
|
Аналогичное описание - TL16C752D-Q1 |
|
|
ссылки URL |
| Конфиденциальность |
| ALLDATASHEETRU.COM |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
