CD54HCT74F datasheet(6/12 Pages) TI

номер детали	CD54HCT74F

подробное описание детали	Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

Download	12 Pages

Scroll/Zoom	100%

производитель	TI [Texas Instruments]

домашняя страница	http://www.ti.com

Logo

6 / 12 page

6

CP Frequency

fMAX

CL = 15pF

5

-

50

-

----

MHz

Power Dissipation Capacitance

(Notes 4, 5)

CPD

-

5

-

25

-

----

pF

HCT TYPES

Propagation Delay,

CP to Q, Q (Figure 4)

tPLH, tPHL CL = 50pF

4.5

-

35

-

44

-

53

ns

Propagation Delay,

R, S to Q, Q (Figure 4)

tPHL, tPLH CL = 50pF

4.5

-

40

-

50

-

60

ns

Transition Time (Figure 4)

tTLH, tTHL CL = 50pF

4.5

-

15

-

19

-

22

ns

Input Capacitance

CI

-

10

-

10

-

10

pF

CP Frequency

fMAX

CL = 15pF

5

-

50

-

----

MHz

Power Dissipation Capacitance

(Notes 4, 5)

CPD

-

5

-

30

-

----

pF

NOTES:

4. CPD is used to determine the dynamic power consumption, per flip-flop.

5. PD =CPD VCC

2 f

i + Σ (CL VCC

2 f

o) where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC = supply voltage.

Switching Speciﬁcations Input tr, tf = 6ns (Continued)

PARAMETER

SYMBOL

TEST

CONDITIONS

VCC

(V)

25oC

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

TYP

MAX

MIN

MAX

MIN

MAX

Test Circuits and Waveforms

NOTE: Outputs should be switching from 10% VCC to 90% VCC in

accordance with device truth table. For fMAX, input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND

PULSE WIDTH

NOTE: Outputs should be switching from 10% VCC to 90% VCC in

accordance with device truth table. For fMAX, input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND

PULSE WIDTH

FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-

TION DELAY TIMES, COMBINATION LOGIC

FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION

DELAY TIMES, COMBINATION LOGIC

CLOCK

90%

50%

10%

GND

VCC

trCL

tfCL

50%

tWL

tWH

10%

tWL + tWH =

fCL

I

CLOCK

2.7V

1.3V

0.3V

GND

3V

trCL = 6ns

tfCL = 6ns

1.3V

tWL

tWH

0.3V

tWL + tWH =

fCL

I

tPHL

tPLH

tTHL

tTLH

90%

50%

10%

50%

10%

INVERTING

OUTPUT

INPUT

GND

VCC

tr = 6ns

tf = 6ns

90%

tPHL

tPLH

tTHL

tTLH

2.7V

1.3V

0.3V

1.3V

10%

INVERTING

OUTPUT

INPUT

GND

3V

tr = 6ns

tf = 6ns

90%

CD54HC74, CD74HC74, CD54HCT74, CD74HCT74

Аналогичный номер детали - CD54HCT74F

производитель	номер детали	датащи	подробное описание детали
Texas Instruments	CD54HCT74F	628Kb / 17P	[Old version datasheet] Dual D Flip-Flop with Set and Reset
Texas Instruments	CD54HCT74F3A	628Kb / 17P	[Old version datasheet] Dual D Flip-Flop with Set and Reset

More results

Аналогичное описание - CD54HCT74F

производитель	номер детали	датащи	подробное описание детали
Texas Instruments	CD54HC74	43Kb / 8P	[Old version datasheet] Dual D Flip-Flop with Set and Reset Positive-Edge Trigger
NXP Semiconductors	74LVC74A	99Kb / 10P	Dual D-type flip-flop with set and reset; positive-edge trigger 1998 Jun 17
Integral Corp.	IN74LV74	161Kb / 7P	Dual D-type flip-flop with set and reset; positive-edge trigger
Nexperia B.V. All right...	74HC74-Q100	798Kb / 19P	Dual D-type flip-flop with set and reset; positive edge-trigger
	74LVC74A-Q100	722Kb / 18P	Dual D-type flip-flop with set and reset; positive-edge trigger
	74LV74	251Kb / 15P	Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 5 - 24 March 2021
Unisonic Technologies	U74HC74	123Kb / 5P	DUAL D FLIP-FLOP WITH SET AND RESET,POSITIVE-EDGEN TRIGGER
Nexperia B.V. All right...	74LV74-Q100	1Mb / 17P	Dual D-type flip-flop with set and reset; positive-edge trigger
	74AHC74-Q100	752Kb / 19P	Dual D-type flip-flop with set and reset positive-edge trigger
	74ABT74	227Kb / 13P	Dual D-type flip-flop with set and reset; positive edge-trigger Rev. 3 - 12 October 2020

More results

CD54HCT74F датащи(PDF) 6 Page - Texas Instruments

CD54HCT74F датащи(HTML) 6 Page - Texas Instruments

Аналогичный номер детали - CD54HCT74F

Аналогичное описание - CD54HCT74F

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

датащи скачать

ссылки URL