поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS81302R08 датащи(PDF) 1 Page - GSI Technology

номер детали GS81302R08
подробное описание детали  144Mb SigmaDDRTM-II Burst of 4 SRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302R08 датащи(HTML) 1 Page - GSI Technology

  GS81302R08 Datasheet HTML 1Page - GSI Technology GS81302R08 Datasheet HTML 2Page - GSI Technology GS81302R08 Datasheet HTML 3Page - GSI Technology GS81302R08 Datasheet HTML 4Page - GSI Technology GS81302R08 Datasheet HTML 5Page - GSI Technology GS81302R08 Datasheet HTML 6Page - GSI Technology GS81302R08 Datasheet HTML 7Page - GSI Technology GS81302R08 Datasheet HTML 8Page - GSI Technology GS81302R08 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 35 page
background image
GS81302R08/09/18/36E-375/350/333/300/250
144Mb SigmaDDRTM-II
Burst of 4 SRAM
375 MHz–250 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.03b 12/2011
1/35
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• Simultaneous Read and Write SigmaDDR™ Interface
• Common I/O bus
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write (x36 and x18) and Nybble Write (x8) function
• Burst of 4 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation with self-timed Late Write
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• Pin-compatible with present 9Mb, 18Mb, 36Mb and 72Mb
devices
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
SigmaDDR™ Family Overview
The GS81302R08/09/18/36E are built in compliance with the
SigmaDDR-II SRAM pinout standard for Common I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302R08/09/18/36E SigmaDDR-II SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302R08/09/18/36E SigmaDDR-II SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer. The device also allows the user to manipulate the
output register clock inputs quasi independently with the C and
C clock inputs. C and C are also independent single-ended
clock inputs, not differential inputs. If the C clocks are tied
high, the K clocks are routed internally to fire the output
registers instead.
Each internal read and write operation in a SigmaDDR-II B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed.
When a new address is loaded into a x18 or x36 version of the
part, A0 and A1 are used to initialize the pointers that control
the data multiplexer / de-multiplexer so the RAM can perform
"critical word first" operations. From an external address point
of view, regardless of the starting point, the data transfers
always follow the same linear sequence {00, 01, 10, 11} or
{01, 10, 11, 00} or {10, 11, 00, 01} or {11, 00, 01, 10} (where
the digits shown represent A1, A0).
Unlike the x18 and x36 versions, the input and output data
multiplexers of the x8 and x9 versions are not preset by
address inputs and therefore do not allow "critical word first"
operations. The address fields of the x8 and x9 SigmaDDR-II
B4 RAMs are two address pins less than the advertised index
depth (e.g., the 16M x 8 has a 4M addressable index, and A0
and A1 are not accessible address pins).
Parameter Synopsis
-375
-350
-333
-300
-250
tKHKH
2.66 ns
2.86 ns
3.0 ns
3.3 ns
4.0 ns
tKHQV
0.45 ns
0.45 ns
0.45 ns
0.45 ns
0.45 ns


Аналогичный номер детали - GS81302R08

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS81302D06 GSI-GS81302D06 Datasheet
405Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
GS81302D06E-350I GSI-GS81302D06E-350I Datasheet
515Kb / 31P
   JEDEC-standard pinout and package
GS81302D06E-450 GSI-GS81302D06E-450 Datasheet
526Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
GS81302D06E-500I GSI-GS81302D06E-500I Datasheet
526Kb / 31P
   JEDEC-standard pinout and package
GS81302D06GE-350 GSI-GS81302D06GE-350 Datasheet
515Kb / 31P
   JEDEC-standard pinout and package
More results

Аналогичное описание - GS81302R08

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS81302TT07 GSI-GS81302TT07 Datasheet
436Kb / 30P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T06 GSI-GS81302T06 Datasheet
390Kb / 29P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T07 GSI-GS81302T07 Datasheet
441Kb / 31P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T18GE-333I GSI-GS81302T18GE-333I Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302TT06 GSI-GS81302TT06 Datasheet
399Kb / 29P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302DT38GE-450I GSI-GS81302DT38GE-450I Datasheet
515Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
GS81302D11E-450I GSI-GS81302D11E-450I Datasheet
515Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
GS81302D18AGD-400I GSI-GS81302D18AGD-400I Datasheet
507Kb / 28P
   144Mb SigmaQuadTM-II Burst of 4 SRAM
GS81302D11GE-350 GSI-GS81302D11GE-350 Datasheet
515Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
GS81302D20E-400I GSI-GS81302D20E-400I Datasheet
515Kb / 31P
   144Mb SigmaQuad-II Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com