 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
BD37512FS датащи(PDF) 10 Page - Rohm |
|
||||||||||||||||||||||||||||||
BD37512FS датащи(HTML) 10 Page - Rohm |
|
|
10 / 30 page  BD37512FS 10/26 TSZ02201-0C2C0E100420-1-2 © 2015 ROHM Co., Ltd. All rights reserved. www.rohm.com TSZ22111・15・001 16.Dec.2015 Rev.001 Timing Chart Control Signal Specification (1) Electrical Specifications and Timing for Bus Lines and I/O Stages Figure 16. I2C-bus Signal Timing Diagram Table 1 Characteristics of the SDA and SCL bus lines for I2C-bus devices Parameter Symbol Fast-mode I2C-bus Unit Min Max 1 SCL clock frequency fSCL 0 400 kHz 2 Bus free time between a STOP and START condition tBUF 1.3 － μS 3 Hold time (repeated) START condition. After this period, the first clock pulse is generated tHD;STA 0.6 － μS 4 LOW period of the SCL clock tLOW 1.3 － μS 5 HIGH period of the SCL clock tHIGH 0.6 － μS 6 Set-up time for a repeated START condition tSU;STA 0.6 － μS 7 Data hold time: tHD;DAT 0.7 (Note) － μS 8 Data set-up time tSU;DAT 700 － ns 9 Set-up time for STOP condition tSU;STO 0.6 － μS All values referred to VIH Min and VIL Max Levels (see Table 2). (Note) To avoid sending right after the fall-edge of SCL (VIHmin of the SCL signal), the transmitting device should set a hold time of 300ns or more for the SDA signal. For 7(tHD;DAT), 8(tSU;DAT), make the setup in which the margin is fully in. Table 2 Characteristics of the SDA and SCL I/O stages for I2C-bus devices Parameter Symbol Fast-mode devices Unit Min Max 10 LOW level input voltage: VIL -0.3 +1 V 11 HIGH level input voltage: VIH 2.3 5 V 12 Pulse width of spikes which must be suppressed by the input filter. tSP 0 50 ns 13 LOW level output voltage: at 3mA sink current VOL1 0 0.4 V 14 Input current of each I/O pin with an input voltage between 0.4V and 4.5V. II -10 +10 μA SDA S SCL tLOW tR tHD;DAT P tHD;STA tHIGH tBUF tF tSU;DAT tSU;STAT tSU;STOT tSP tHD;STAT Sr P Figure 17. I2C Data Transmission Command Timing Diagram ｔBUF ：4us ｔHD;STA ：2us ｔHD;DAT ：1us ｔLOW ：3us ｔHIGH ：1us ｔSU;DAT ：1us ｔSU;STO ：2us SCL clock frequency：250kHz SCL SDA tHD;STA :2µs tHD;DAT :1µs tSU;DAT :1µs tSU;STO :2µs tBUF :4µs tLOW :3µs tHIGH :1µs SCL clock frequency : 250 kHz SDA SCL |
Аналогичный номер детали - BD37512FS_15 |
|
Аналогичное описание - BD37512FS_15 |
|
|
ссылки URL |
| Конфиденциальность |
| ALLDATASHEETRU.COM |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
