поискавой системы для электроныых деталей |
|
STLC2500 датащи(PDF) 8 Page - STMicroelectronics |
|
STLC2500 датащи(HTML) 8 Page - STMicroelectronics |
8 / 23 page STLC2500 8/23 Table 14. STLC2500 pin list (Test) (1) To be strapped to VSS_ANA Table 15. STLC2500 pin list (Configuration) The configuration pins are used to select different modes of operation for the chip: Where '1' means VDD_IO_A and '0' means VSS_DIG. The other two configuration pins, CONFIG_RF and CONFIG_R have to be strapped to VSS_DIG. 6 FUNCTIONAL DESCRIPTION 6.1 Transmitter The transmitter uses the serial transmit data from the baseband. The transmitter modulator converts this data into GFSK modulated I and Q digital signals. These signals are then converted to analogue signals that are low pass filtered before up-conversion. The carrier frequency drift is limited by a closed loop PLL. 6.2 Receiver The STLC2500 implements a low-IF receiver for Bluetooth modulated input signals. The radio signal is taken from a balanced RF input and amplified by an LNA. The mixers are driven by two quadrature LO signals, which are locally generated from a VCO signal running at twice the frequency. The I and Q mixer output signals are band pass filtered by a poly-phase filter for channel filtering and image rejection. The Name PIN # Description DIR Reset Default VDDIO Analogue test pin VDD_T C06 Test supply ABUS_IN_QN A08 Test pin I/O Input (1) Input (1) ABUS_QP_IP A09 Test pin I/O Input (1) Input (1) ABUS_IP_QP B07 Test pin I/O Input (1) Input (1) ABUS_QN_IN B08 Test pin I/O Input (1) Input (1) ANA_1 A10 Analogue test pin (Leave unconnected) ANA_2 B04 Analogue test pin (Leave unconnected) ANA_3 C10 Analogue test pin (Leave unconnected) ANA_4 D09 Analogue test pin (Leave unconnected) AF_PRG K10 Test pin (Leave unconnected) I/O Open Open Digital or analogue incoming system clock CONFIG_CLK =’1’ The incoming system clock is a digital square signal. (See chapter 3.4.) CONFIG_CLK =’0’ The incoming system clock is a sine wave signal. (See chapter 3.4.) Initiated Low Power modes CONFIG_JS =’0’ AND CONFIG_M = ‘0’ Reserved CONFIG_JS =’0’ AND CONFIG_M = ‘1’ Initiated low power, mode 1. (See chapter 7.8.) CONFIG_JS =’1’ AND CONFIG_M = ‘0’ Initiated low power, mode 2. (See chapter 7.8.) CONFIG_JS =’1’ AND CONFIG_M = ‘1’ Reserved |
Аналогичный номер детали - STLC2500 |
|
Аналогичное описание - STLC2500 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |