поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS8128018GT-400 датащи(PDF) 1 Page - GSI Technology

номер детали GS8128018GT-400
подробное описание детали  8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8128018GT-400 датащи(HTML) 1 Page - GSI Technology

  GS8128018GT-400 Datasheet HTML 1Page - GSI Technology GS8128018GT-400 Datasheet HTML 2Page - GSI Technology GS8128018GT-400 Datasheet HTML 3Page - GSI Technology GS8128018GT-400 Datasheet HTML 4Page - GSI Technology GS8128018GT-400 Datasheet HTML 5Page - GSI Technology GS8128018GT-400 Datasheet HTML 6Page - GSI Technology GS8128018GT-400 Datasheet HTML 7Page - GSI Technology GS8128018GT-400 Datasheet HTML 8Page - GSI Technology GS8128018GT-400 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 24 page
background image
GS8128018/32/36GT-400/333/250/200
8M x 18, 4M x 32, 4M x 36
144Mb Sync Burst SRAMs
400 MHz–200 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Rev: 1.01 5/2017
1/23
© 2015, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline
operation
• Single Cycle Deselect (SCD) operation
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• 6/6 RoHS-compliant 100-lead TQFP package
Functional Description
Applications
The GS8128018/36GT is a 150,994,944-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1 and E3), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS8128018/36GT operates on a 2.5 V or 3.3 V power
supply. All input are 3.3 V and 2.5 V compatible. Separate
output power (VDDQ) pins are used to decouple output noise
from the internal circuits and are 3.3 V and 2.5 V compatible.
Parameter Synopsis
-400
-333
-250
-200
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
2.5
2.5
3.0
2.5
4.0
3.0
5.0
ns
ns
Curr (x18)
Curr (x32/x36)
610
690
530
600
430
470
360
400
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.0
4.0
4.5
4.5
5.5
5.5
6.5
6.5
ns
ns
Curr (x18)
Curr (x32/x36)
430
470
400
435
360
355
294
330
mA
mA


Аналогичный номер детали - GS8128018GT-400

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8128018GT-200IV GSI-GS8128018GT-200IV Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
GS8128018GT-200V GSI-GS8128018GT-200V Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
GS8128018GT-250IV GSI-GS8128018GT-250IV Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
GS8128018GT-250V GSI-GS8128018GT-250V Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
GS8128018GT-333IV GSI-GS8128018GT-333IV Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
More results

Аналогичное описание - GS8128018GT-400

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8128036GT-200IV GSI-GS8128036GT-200IV Datasheet
344Kb / 23P
   8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs
GS8128236GB-200IV GSI-GS8128236GB-200IV Datasheet
455Kb / 35P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128218GD-250I GSI-GS8128218GD-250I Datasheet
462Kb / 37P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128236GD-200IVV GSI-GS8128236GD-200IVV Datasheet
455Kb / 35P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128218GB-250I GSI-GS8128218GB-250I Datasheet
462Kb / 37P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8640V18T GSI-GS8640V18T Datasheet
594Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS864018T GSI-GS864018T Datasheet
979Kb / 24P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS864018T-V GSI-GS864018T-V Datasheet
927Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS8640E18T-V GSI-GS8640E18T-V Datasheet
926Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS864418E-V GSI-GS864418E-V Datasheet
1Mb / 32P
   4M x 18, 2M x 36 72Mb S/DCD Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com