поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS8342Q36BD-333I датащи(PDF) 8 Page - GSI Technology

номер детали GS8342Q36BD-333I
подробное описание детали  36Mb SigmaQuad-IITM Burst of 2 SRAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342Q36BD-333I датащи(HTML) 8 Page - GSI Technology

Back Button GS8342Q36BD-333I Datasheet HTML 4Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 5Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 6Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 7Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 8Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 9Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 10Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 11Page - GSI Technology GS8342Q36BD-333I Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
GS8342Q08/09/18/36BD-357/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02c 8/2017
8/34
© 2011, GSI Technology
SigmaQuad-II B2 SRAM DDR Write
The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of
K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is
clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on
the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle.
SigmaQuad-II B2 Double Data Rate SRAM Write First
Write A
Read B
Read C Write D
NOP
Read E Write F
Read G Write H
NOP
A
B
C
D
E
F
G
H
A
A+1
D
D+1
F
F+1
H
H+1
A
A+1
D
D+1
F
F+1
H
H+1
B
B+1
C
C+1
E
E+1
K
K
Address
R
W
BWx
D
C
C
Q
CQ
CQ
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NBx” may be substituted in all the discussion above.


Аналогичный номер детали - GS8342Q36BD-333I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342Q36E-167 GSI-GS8342Q36E-167 Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q36E-167I GSI-GS8342Q36E-167I Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q36E-200 GSI-GS8342Q36E-200 Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q36E-200I GSI-GS8342Q36E-200I Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q36E-250 GSI-GS8342Q36E-250 Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
More results

Аналогичное описание - GS8342Q36BD-333I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342Q09BD-300I GSI-GS8342Q09BD-300I Datasheet
666Kb / 34P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
GS8342D08BGD-250 GSI-GS8342D08BGD-250 Datasheet
580Kb / 34P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D08BD-400 GSI-GS8342D08BD-400 Datasheet
580Kb / 34P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342T08 GSI-GS8342T08 Datasheet
494Kb / 35P
   36Mb SigmaDDR-IITM Burst of 2 SRAM
GS82582Q36GE-333I GSI-GS82582Q36GE-333I Datasheet
484Kb / 32P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582Q18E-250I GSI-GS82582Q18E-250I Datasheet
625Kb / 31P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS8182Q18BD-300M GSI-GS8182Q18BD-300M Datasheet
446Kb / 35P
   18Mb SigmaQuad-IITM Burst of 2 SRAM
GS8182Q36BGD-167 GSI-GS8182Q36BGD-167 Datasheet
738Kb / 36P
   18Mb SigmaQuad-IITM Burst of 2 SRAM
GS8342S08 GSI-GS8342S08 Datasheet
502Kb / 35P
   36Mb SigmaSIO DDR-IITM Burst of 2 SRAM
GS82582Q18GE-333I GSI-GS82582Q18GE-333I Datasheet
484Kb / 32P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com